TMS320C54x DSP Reference Set

Volume 2: Mnemonic Instruction Set

Literature Number: SPRU172

Manufacturing Part Number: D425007-9761 revision *
October 1996



Rest Aveileid Con







IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Preface

Read This First

About This Manual

The TMS320C54x is a fixed-point digital signal processor (DSP) in the TMS320 family, and it can use either of two forms of the instruction set: a mnemonic form or an algebraic form. This book is a reference for the mnemonic form of the instruction set. It contains information about the instructions used for all types of operations (arithmetic, logical, load and store, conditional, and program control), the nomenclature used in describing the instruction operation, and supplemental information you may need, such as interrupt priorities and locations.

This book uses a shortened form of the device name, '54x, to refer to all members of the device family and as an aid in readability.

How to Use This Manual

The following table summarizes the '54x information contained in this book:

If you are looking for information about:	Turn to:
Arithmetic operations	Chapter 2, Instruction Set Summary
Conditions for conditional instructions	Appendix A, Condition Codes
Example description of instruction	Chapter 1, Symbols and Abbreviations
Individual instruction descriptions	Chapter 4, Assembly Language Instructions
Instruction set abbreviations	Chapter 1, Symbols and Abbreviations
Instruction set classes	Chapter 3, Instruction Classes and Cycles

If you are looking for information about:	Turn to:
Instruction set symbols	Chapter 1, Symbols and Abbreviations
Interrupt locations and priorities	Appendix B, Interrupt Locations and Priority Tables
Interrupt register layout	Appendix C, Interrupt and Status Registers
Load and store operations	Chapter 2, Instruction Set Summary
Logical operations	Chapter 2, Instruction Set Summary
Program control operations	Chapter 2, Instruction Set Summary
Status register layout	Appendix C, Interrupt and Status Registers
Summary of instructions	Chapter 2, Instruction Set Summary

Notational Conventions

This book uses the following conventions.

Program listings and program examples are shown in a special typeface.

Here is a segment of a program listing:

LMS *AR3+, *AR4+

In syntax descriptions, the instruction is in a **bold typeface** and parameters are in an *italic typeface*. Portions of a syntax in **bold** must be entered as shown; portions of a syntax in *italics* describe the type of information that you specify. Here is an example of an instruction syntax:

LMS Xmem, Ymem

LMS is the instruction, and it has two parameters, *Xmem* and *Ymem*. When you use **LMS**, the parameters should be actual dual data-memory operand values. A comma and a space (optional) must separate the two values.

☐ The term OR is used in the assembly language instructions to denote a Boolean operation. The term or is used to indicate selection. Here is an example of an instruction with OR and or:

Ik OR (src) → src or [dst]

This instruction ORs the value of lk with the contents of src. Then, it stores the result in src or dst, depending on the syntax of the instruction.

Square brackets, [and], identify an optional parameter. If you use an optional parameter, specify the information within the brackets; do not type the brackets themselves.

Related Documentation From Texas Instruments

The following books describe the '54x and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477–8924. When ordering, please identify the book by its title and literature number.

- The *TMS320C54x DSP Reference Set* (literature number SPRU210) is composed of four volumes of information, each with its own literature number for individual ordering.
- TMS320C54x DSP Reference Set, Volume 1: CPU and Peripherals (literature number SPRU131) describes the TMS320C54x 16-bit, fixed-point, general-purpose digital signal processors. Covered are its architecture, internal register structure, data and program addressing, the instruction pipeline, DMA, and on-chip peripherals. Also includes development support information, parts lists, and design considerations for using the XDS510 emulator.
- TMS320C54x DSP Reference Set, Volume 2: Mnemonic Instruction Set (literature number SPRU172) describes the TMS320C54x digital signal processor mnemonic instructions individually. Also includes a summary of instruction set classes and cycles.
- TMS320C54x DSP Reference Set, Volume 3: Algebraic Instruction Set (literature number SPRU179) describes the TMS320C54x digital signal processor algebraic instructions individually. Also includes a summary of instruction set classes and cycles.
- TMS320C54x DSP Reference Set, Volume 4: Applications Guide (literature number SPRU173) describes software and hardware applications for the TMS320C54x digital signal processor. Also includes development support information, parts lists, and design considerations for using the XDS510 emulator.
- TMS320C54x DSKplus User's Guide (literature number SPRU191) describes the TMS320C54x digital signal processor starter kit (DSK), which allows you to execute custom 'C54x code in real time and debug it line by line. Covered are installation procedures, a description of the debugger and the assembler, customized applications, and initialization routines.

- TMS320C54x Assembly Language Tools User's Guide (literature number SPRU102) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C54x generation of devices.
- TMS320C5xx C Source Debugger User's Guide (literature number SPRU099) tells you how to invoke the 'C54x emulator, EVM, and simulator versions of the C source debugger interface. This book discusses various aspects of the debugger interface, including window management, command entry, code execution, data management, and breakpoints. It also includes a tutorial that introduces basic debugger functionality.
- TMS320C54x Code Generation Tools Getting Started Guide (literature number SPRU147) describes how to install the TMS320C54x assembly language tools and the C compiler for the 'C54x devices. The installation for MS-DOS™, OS/2™, SunOS™, Solaris™, and HP-UX™ 9.0x systems is covered.
- TMS320C54x Evaluation Module Technical Reference (literature number SPRU135) describes the 'C54x EVM, its features, design details and external interfaces.
- TMS320C54x Optimizing C Compiler User's Guide (literature number SPRU103) describes the 'C54x C compiler. This C compiler accepts ANSI standard C source code and produces TMS320 assembly language source code for the 'C54x generation of devices.
- TMS320C54x Simulator Getting Started (literature number SPRU137) describes how to install the TMS320C54x simulator and the C source debugger for the 'C54x. The installation for MS-DOS™, PC-DOS™, SunOS™, Solaris™, and HP-UX™ systems is covered.
- TMS320 Third-Party Support Reference Guide (literature number SPRU052) alphabetically lists over 100 third parties that provide various products that serve the family of '320 digital signal processors. A myriad of products and applications are offered—software and hardware development tools, speech recognition, image processing, noise cancellation, modems, etc.
- TMS320 DSP Development Support Reference Guide (literature number SPRU011) describes the TMS320 family of digital signal processors and the tools that support these devices. Included are code-generation tools (compilers, assemblers, linkers, etc.) and system integration and debug tools (simulators, emulators, evaluation modules, etc.). Also covered are available documentation, seminars, the university program, and factory repair and exchange.

Trademarks

HP-UX is a trademark of Hewlett-Packard Company.

MS-DOS is a registered trademark of Microsoft Corporation.

OS/2 and PC-DOS are trademarks of International Business Machines Corporation.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

TI is a trademark of Texas Instruments Incorporated.

If You Need Assistance. . .

<u></u>	Mould Mide Mob Cites		
	World-Wide Web Sites		
l	TI Online	http://www.ti.com	
l	Semiconductor Product Information Center (PIC)	•	n/sc/docs/pic/home.htm
1	DSP Solutions	http://www.ti.com	•
	320 Hotline On-line ™	.	n/sc/docs/dsps/support.html
	North America, South America, Ce	entral America	
	Product Information Center (PIC)	(972) 644-5580	
	TI Literature Response Center U.S.A.	(800) 477-8924	
	Software Registration/Upgrades	(214) 638-0333	Fax: (214) 638-7742
ŀ	U.S.A. Factory Repair/Hardware Upgrades	(281) 274-2285	•
ŀ	U.S. Technical Training Organization	(972) 644-5580	- (00) 071 0001 F 71 1 1 01
	DSP Hotline	(281) 274-2320	Fax: (281) 274-2324 Email: dsph@ti.com
	DSP Modem BBS	(281) 274-2323	22055-
<u> </u>	DSP Internet BBS via anonymous ftp to ftp://f	p.u.com/mirrors/tms	5320005
	Europe, Middle East, Africa		
	European Product Information Center (EPIC)	Hotlines:	
1		+33 1 30 70 11 69	Fax: +33 1 30 70 10 32 Email: epic@ti.com
Ì	Deutsch +49 8161 80 33 11 or		
1		+33 1 30 70 11 65	
1		+33 1 30 70 11 64	
ļ.		+33 1 30 70 11 67	
ŀ		+33 1 30 70 11 99	
		+33 4 93 22 25 40	Fax: +49 81 61 80 40 10
	Europe Customer Training Helpline		Fax. 749 01 01 00 40 10
	Asia-Pacific		
	Literature Response Center	+852 2 956 7288	Fax: +852 2 956 2200
	Hong Kong DSP Hotline	+852 2 956 7268	Fax: +852 2 956 1002
	Korea DSP Hotline	+82 2 551 2804	Fax: +82 2 551 2828
	Korea DSP Modem BBS	+82 2 551 2914	
	Singapore DSP Hotline		Fax: +65 390 7179
	Taiwan DSP Hotline	+886 2 377 1450	Fax: +886 2 377 2718
	Taiwan DSP Modern BBS	+886 2 376 2592	
	Japan		
	Product Information Center +0120-8	1-0026 (in Japan)	Fax: +0120-81-0036 (in Japan)
	+03-3457-0972 or (INT		Fax: +03-3457-1259 or (INTL) 813-3457-1259
	DSP Hotline +03-3769-8735 or (INT	L) 813-3769-8735	Fax: +03-3457-7071 or (INTL) 813-3457-7071
	DSP BBS via Nifty-Serve	Type "Go TIASP"	
	Documentation		
_	When making suggestions or reporting errors	n documentation, pl	ease include the following information that is on the title
	page: the full title of the book, the publication		
1	Mail: Texas Instruments Incorporated		Email: comments@books.sc.ti.com
	Technical Documentation Services,	MS 702	-
	P.O. Box 1443		
	Houston, Texas 77251-1443		
			ntation, places appoint the literature number of the

Note: When calling a Literature Response Center to order documentation, please specify the literature number of the book.

Contents

1	Symbols and Abbreviations	1-1
	Lists and defines the symbols and abbreviations used in the instruction set summary and in the individual instruction descriptions. Also provides an example description of an instruction.	
	 1.1 Instruction Set Symbols and Abbreviations	
2	Instruction Set Summary	2-1
	2.1 Arithmetic Operations2.2 Logical Operations2.3 Program-Control Operations2.4 Load and Store Operations2.5 Repeating a Single Instruction	2-8 2-10 2-14
3	Instruction Classes and Cycles	3-1
4	Assembly Language Instructions	4-1
Α	Condition Codes	
В	Interrupt Locations and Priority Tables	B-1
С	Interrupt and Status Registers	C-1
D	Glossary Defines terms and abbreviations used throughout this book.	D-1

Figures

	Interrupt Flag Register (IFR)	
C-2	Interrupt Mask Register (IMR)	
C-3	Processor Mode Status Register (PMST)	C-5
C-4	Status Register 0 (ST0)	C-5
C-5	Status Register 1 (ST1)	

Tables

1-1	Instruction Set Symbols and Abbreviations	
1–2	Opcode Symbols and Abbreviations	
1–3	Instruction Set Notations	
1–4	Operators Used in Instruction Set	
2–1	Add Instructions	
2–2	Subtract Instructions	
2–3	Multiply Instructions	
2–4	Multiply-Accumulate and Multiply-Subtract Instructions	
2–5	Double (32-Bit Operand) Instructions	
2–6	Application-Specific Instructions	2-7
2–7	AND Instructions	
2-8	OR Instructions	
2-9	XOR Instructions	
2–10	Shift Instructions	
211	Test Instructions	
2-12	Branch Instructions	
2-13	Call Instructions	
2-14	Interrupt Instructions	2-11
2-15	Return Instructions	
2-16	Repeat Instructions	2-12
2-17	Stack-Manipulating Instructions	
2-18	Miscellaneous Program-Control Instructions	2-13
2-19	Load Instructions	2-14
2-20	Store Instructions	
2-21	Conditional Store Instructions	
2-22	Parallel Load and Store Instructions	
2-23	Parallel Load and Multiply Instructions	
2–24	Parallel Store and Add/Subtract Instructions	
225	Parallel Store and Multiply Instructions	
2-26	Miscellaneous Load-Type and Store-Type Instructions	
2–27	Multicycle Instructions That Become Single-Cycle Instructions When Repeate	
2–28	Nonrepeatable Instructions	
A-1	Conditions for Conditional Instructions	
A-2	Groupings of Conditions	
B-1	'541 Interrupt Locations and Priorities	
B-2	'542 Interrupt Locations and Priorities	B-3

Tables

B-3	'543 Interrupt Locations and Priorities	B-4
B-4	'545 Interrupt Locations and Priorities	B-5
B-5	'546 Interrupt Locations and Priorities	B-6
B6	'548 Interrupt Locations and Priorities	B-7
C-1	Register Field Terms and Definitions	C-1

Chapter 1

Symbols and Abbreviations

This chapter lists and defines the symbols and abbreviations used in the instruction set summary and in the individual instruction descriptions. It also provides an example description of an instruction.

Topic P		age	
1.1	Instruction Set Symbols and Abbreviations 1	-2	
1.2 Example Description of Instruction		-9	

1.1 Instruction Set Symbols and Abbreviations

Table 1–1 through Table 1–4 list the symbols and abbreviations used in the instruction set summary (Chapter 2) and in the individual instruction descriptions (Chapter 4).

Table 1–1. Instruction Set Symbols and Abbreviations

Symbol	Meaning
A	Accumulator A
ALU	Arithmetic logic unit
AR	Auxiliary register, general usage
ARx	Designates a specific auxiliary register ($0 \le x \le 7$)
ARP	Auxiliary register pointer field in ST0; this 3-bit field points to the current auxiliary register (AR).
ASM	5-bit accumulator shift mode field in ST1 (-16 ≤ ASM ≤ 15)
В	Accumulator B
BRAF	Block-repeat active flag in ST1
BRC	Block-repeat counter
BITC	4-bit value that determines which bit of a designated data memory value is tested by the test bit instruction (0 \leq BITC \leq 15)
C16	Dual 16-bit/double-precision arithmetic mode bit in ST1
С	Carry bit in ST0
CC	2-bit condition code (0 \leq CC \leq 3)
CMPT	Compatibility mode bit in ST1
CPL	Compiler mode bit in ST1
cond	An operand representing a condition used by instructions that execute conditionally
[d], [D]	Delay option
DAB	D address bus
DAR	DAB address register
dmad	16-bit immediate data-memory address (0 ≤ dmad ≤ 65 535)
Dmem	Data-memory operand
DP	9-bit data-memory page pointer field in ST0 (0 \leq DP \leq 511)

Table 1–1. Instruction Set Symbols and Abbreviations (Continued)

Symbol	Meaning
dst	Destination accumulator (A or B)
dst_	Opposite destination accumulator:
	If dst = A, then dst_ = B
	If dst = B, then dst_ = A
EAB	E address bus
EAR	EAB address register
extpmad	23-bit immediate program-memory address
FRCT	Fractional mode bit in ST1
hi(A)	High part of accumulator A (bits 32–16)
НМ	Hold mode bit in ST1
IFR	Interrupt flag register
INTM	Interrupt mask bit in ST1
К	Short-immediate value of less than 9 bits
k3	3-bit immediate value (0 \leq k3 \leq 7)
k5	5-bit immediate value ($-16 \le k5 \le 15$)
k9	9-bit immediate value (0 \leq k9 \leq 511)
lk	16-bit long-immediate value
Lmem	32-bit single data-memory operand using long-word addressing
mmr, MMR	Memory-mapped register
MMRx, MMRy	Memory-mapped register, AR0–AR7 or SP
n	Number of words following the XC instruction; n = 1 or 2
N	Designates the status register modified in the RSBX, SSBX, and XC instructions:
	N = 0 Status register ST0
	N = 1 Status register ST1
OVA	Overflow flag for accumulator A in ST0
OVB	Overflow flag for accumulator B in ST0

Table 1–1. Instruction Set Symbols and Abbreviations (Continued)

Symbol	Meaning
OVdst	Overflow flag for the destination accumulator (A or B)
OVdst_	Overflow flag for the opposite destination accumulator (A or B)
OVsrc	Overflow flag for the source accumulator (A or B)
OVM	Overflow mode bit in ST1
PA	16-bit port immediate address (0 \leq PA \leq 65 535)
PAR	Program address register
PC	Program counter
pmad	16-bit immediate program-memory address (0 \leq pmad \leq 65 535)
Pmem	Program-memory operand
PMST	Processor mode status register
prog	Program-memory operand
[R]	Rounding option
rnd	Round
RC	Repeat counter
RTN	Fast-return register used in RETF[D] instruction
REA	Block-repeat end address register
RSA	Block-repeat start address register
SBIT	4-bit value that designates the status register bit number modified in the RSBX, SSBX, and XC instructions (0 \leq SBIT \leq 15)
SHFT	4-bit shift value (0 \leq SHFT \leq 15)
SHIFT	5-bit shift value (–16 ≤ SHIFT ≤ 15)
Sind	Single data-memory operand using indirect addressing
Smem	16-bit single data-memory operand
SP	Stack pointer
src	Source accumulator (A or B)
ST0, ST1	Status register 0, status register 1

Table 1–1. Instruction Set Symbols and Abbreviations (Continued)

Symbol	Meaning
SXM	Sign-extension mode bit in ST1
T	Temporary register
тс	Test/control flag in ST0
TOS	Top of stack
TRN	Transition register
TS	Shift value specified by bits 5–0 of T (–16 \leq TS \leq 31)
uns	Unsigned
XF	External flag status bit in ST1
XPC	Program counter extension register
Xmem	16-bit dual data-memory operand used in dual-operand instructions and some single-operand instructions
Ymem	16-bit dual data-memory operand used in dual-operand instructions

Table 1–2. Opcode Symbols and Abbreviations

Symbol	Meaning
A	Data-memory address bit
ARX	3-bit value that designates the auxiliary register
BITC	4-bit bit code
cc	2-bit condition code
cccc cccc	8-bit condition code
COND	4-bit condition code
D	Destination (dst) accumulator bit
	D = 0 Accumulator A
	D = 1 Accumulator B
1	Addressing mode bit
	I = 0 Direct addressing mode
	I = 1 Indirect addressing mode

Table 1–2. Opcode Symbols and Abbreviations (Continued)

Symbol	Meaning
K	Short-immediate value of less than 9 bits
MMRX	4-bit value that designates one of nine memory-mapped registers (0 \leq MMRX \leq 8)
MMRY	4-bit value that designates one of nine memory-mapped registers (0 \leq MMRY \leq 8)
N	Single bit
NN	2-bit value that determines the type of interrupt
R	Rounding (rnd) option bit
	R = 0 Execute instruction without rounding
	R = 1 Round the result
S	Source (src) accumulator bit
	S = 0 Accumulator A
	S = 1 Accumulator B
SBIT	4-bit status register bit number
SHFT	4-bit shift value (0 \leq SHFT \leq 15)
SHIFT	5-bit shift value (–16 ≤ SHIFT ≤ 15)
X	Data-memory bit
Υ	Data-memory bit
Z	Delay instruction bit
	Z = 0 Execute instruction without delay
	Z = 1 Execute instruction with delay

Table 1–3. Instruction Set Notations

Symbol	Meaning							
Boldface Characters	Boldface characters in an instruction syntax must be typed as shown. Example: For the syntax ADD Xmem, Ymem, dst, you can use a variety of values for Xmem and Ymem, but the word ADD must be typed as shown.							
italic symbols	Italic symbols in an instruction syntax represent variables. Example: For the syntax ADD Xmem, Ymem, dst, you can use a variety of values for Xmem and Ymem.							
[x]	Operands in square brackets are optional. Example: For the syntax ADD Smem [, SHIFT], src [, dst], you must use a value for Smem and src; however, SHIFT and dst are optional.							
#	Prefix of constants used in immediate addressing. For short- or long-immediate operands, # is used in instructions where there is ambiguity with other addressing modes that use immediate operands. For example:							
	RPT #15 uses short immediate addressing. It causes the next instruction to be repeated 16 times.							
	RPT 15 uses direct addressing. The number of times the next instruction repeats is determined by a value stored in memory.							
	For instructions using immediate operands for which there is no ambiguity, # is accepted by the assembler. For example, RPTZ A, #15 and RPTZ A, 15 are equivalent.							
(abc)	The content of a register or location abc. Example: (src) means the content of the source accumulator.							
$x \rightarrow y$	Value x is assigned to register or location y. $Example:$ (Smem) \rightarrow dst means the content of the data-memory value is loaded into the destination accumulator.							
r(n–m)	Bits n through m of register or location r. Example: src(15–0) means bits 15 through 0 of the source accumulator.							
<< nn	Shift of nn bits left (negative or positive)							
¥I	Parallel instruction							
\\	Rotate left							
//	Rotate right							
x	Logical inversion (1s complement) of x							
×	Absolute value of x							
AAh	Indicates that AA represents a hexadecimal number							

Table 1-4. Operators Used in Instruction Set

Symb	ols	Operators	Evaluation
+ -	~	Unary plus, minus, 1s complement	Right to left
* /	%	Multiplication, division, modulo	Left to right
+ -		Addition, subtraction	Left to right
<<	>>	Left shift, right shift	Left to right
<	≤	Less than, LT or equal	Left to right
>	≥	Greater than, GT or equal	Left to right
≠	!=	Not equal to	Left to right
&		Bitwise AND	Left to right
۸		Bitwise exclusive OR	Left to right
1		Bitwise OR	Left to right

Note: Unary +, -, and * have higher precedence than the binary forms.

1.2 Example Description of Instruction

This example of a typical instruction description is provided to familiarize you with the format of the instruction descriptions and to explain what is described under each heading. Each instruction description in Chapter 4 presents the following information:
 Assembler syntax Operands Opcode Execution Status Bits Description Words Cycles Classes Examples
Each instruction description begins with an assembly syntax expression Labels may be placed either before the instruction on the same line or on the preceding line in the first column. An optional comment field may conclude the syntax expression. Spaces are required between the fields:
☐ Label ☐ Command and operands ☐ Comment

Syntax

1: EXAMPLE Smem, src

2: EXAMPLE Smem, TS, src

3: **EXAMPLE** Smem, 16, src [, dst]

4: **EXAMPLE** Smem [, SHIFT], src [, dst]

Each instruction description begins with an assembly syntax expression. See Section 1.1 on page 1-2 for definitions of symbols in the syntax.

Operands

Smem:

Single data-memory operand

Xmem, Ymem:

Dual data-memory operands

src, dst:

A (accumulator A)

B (accumulator B)

$$-16 \le SHIFT \le 15$$

Operands may be constants or assembly-time expressions that refer to memory, I/O ports, register addresses, pointers, and a variety of other constants. This section also gives the range of acceptable values for the operand types.

Opcode

15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1	0_
х	х	х	х	×	Х	Х	Х	Х	Х	Х	Х	х			х

The opcode breaks down the various bit fields that make up each instruction. See Section 1.1 on page 1-2 for definitions of symbols in the instruction opcode.

Execution

- 1: $(Smem) + (src) \rightarrow src$
- 2: (Smem) << (TS) + (src) → src
- 3: (Smem) << 16 + (src) → dst
- 4: (Smem) [<< SHIFT] + (src) → dst

The execution section describes the processing that takes place when the instruction is executed. The example executions are numbered to correspond to the numbered syntaxes. See Section 1.1 on page 1-2 for definitions of symbols in the execution.

Status Bits

An instruction's execution may be affected by the state of the fields in the status registers; also it may affect the state of the status register fields. Both the effects *on* and the effects *of* the status register fields are listed in this section.

Description

This section describes the instruction execution and its effect on the rest of the processor or on memory contents. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given symbolically in the execution section.

Words This field specifies the number of memory words required to store the instruc-

tion and its extension words. For instructions operating in single-addressing mode, the number of words given is for all modifiers except for long-offset mod-

ifiers, which require one additional word.

Cycles This field specifies the number of cycles required for a given '54x instruction

to execute as a single instruction with data accesses in DARAM and program accesses from ROM. Additional details on the number of cycles required for other memory configurations and repeat modes are given in Chapter 3,

Instruction Classes and Cycles.

Classes This field specifies the instruction class for each syntax of the instruction. See

Chapter 3, Instruction Classes and Cycles, for a description of each class.

Example Example code is included for each instruction. The effect of the code on

memory and/or registers is summarized when appropriate.

Chapter 2

Instruction Set Summary

The '54x instruction set can be divided into four basic types of operations:

Arithmetic operations

Logical operations

Program-control operations

Load and store operations

In this chapter, each of the types of operations is divided into smaller groups of instructions with similar functions. With each instruction listing, you will find the best possible numbers for word count and cycle time, and the instruction class. You will also find a page number that directs you to the appropriate place

in the instruction set of Chapter 4. Also included is information on repeating

a single instruction and a list of nonrepeatable instructions.

2.1 Arithmetic Operations

This section summarizes the arithmetic operation instructions. Table 2–1 through Table 2–6 list the instructions within the following functional groups:

- ☐ Add instructions (Table 2–1)
- ☐ Subtract instructions (Table 2–2 on page 2-3)
- ☐ Multiply instructions (Table 2–3 on page 2-4)
- ☐ Multiply-accumulate instructions (Table 2–4 on page 2-4)
- ☐ Multiply-subtract instructions (Table 2–4 on page 2-4)
- Double (32-Bit operand) instructions (Table 2–5 on page 2-6)
- ☐ Application-specific instructions (Table 2–6 on page 2-7)

Table 2-1. Add Instructions

Syntax	Expression	W†	Cycles†	Class	Page
ADD Smem, src	src = src + Smem	1	1	3A, 3B	4-4
ADD Smem, TS, src	src = src + Smem << TS	1	1	3A, 3B	4-4
ADD Smem, 16, src[, dst]	dst = src + Smem << 16	1	1	3A, 3B	4-4
ADD Smem[, SHIFT], src[, dst]	dst = src + Smem << SHIFT	2	2	4A, 4B	4-4
ADD Xmem, SHFT, src	src = src + Xmem << SHFT	1	1	3A	4-4
ADD Xmem, Ymem, dst	dst = Xmem << 16 + Ymem << 16	1	1	7	4-4
ADD #lk[, SHFT], src[, dst]	dst = src + #lk << SHFT	2	2	2	4-4
ADD #lk, 16, src[, dst]	dst = src + #lk << 16	2	2	2	4-4
ADD src[, SHIFT][, dst]	dst = dst + src << SHIFT	1	1	1	4-4
ADD src, ASM [, dst]	dst = dst + src << ASM	1	1	1	4-4
ADDC Smem, src	src = src + Smem + C	1	1	3A, 3B	4-8
ADDM #Ik, Smem	Smem = Smem + #lk	2	2	18A, 18B	4-9
ADDS Smem, src	src = src + uns(Smem)	1	1	3A, 3B	4-10

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-2. Subtract Instructions

Syntax	Expression	W [†]	Cycles†	Class	Page
SUB Smem, src	src = src - Smem	1	1	3A, 3B	4-187
SUB Smem, TS, src	src = src - Smem << TS	1	1	3A, 3B	4-187
SUB Smem, 16, src[, dst]	dst = src - Smem << 16	1	1	3A, 3B	4-187
SUB Smem[, SHIFT], src[, dst]	dst = src - Smem << SHIFT	2	2	4A, 4B	4-187
SUB Xmem, SHFT, src	src = src - Xmem << SHFT	1	1	3A	4-187
SUB Xmem, Ymem, dst	dst = Xmem << 16 - Ymem << 16	1	1	7	4-187
SUB #lk[, SHFT],src[, dst]	dst = src - #lk << SHFT	2	2	2	4-187
SUB #/k, 16, src[, dst]	dst = src - #lk <<16	2	2	2	4-187
SUB srd[, SHIFT][, dst]	dst = dst - src << SHIFT	1	1	1	4-187
SUB src, ASM [, dst]	dst = dst - src << ASM	1	1	1	4-187
SUBB Smem, src	$src = src - Smem - \overline{C}$	1	1	3A, 3B	4-191
SUBC Smem, src	If (src – Smem << 15) ≥ 0 src = (src – Smem << 15) << 1 + 1 Else src = src << 1	1	1	3A, 3B	4-192
SUBS Smem, src	src = src - uns(Smem)	1	1	3A, 3B	4-194

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-3. Multiply Instructions

Syntax	Expression	W†	Cycles†	Class	Page
MPY Smem, dst	dst = T * Smem	1	1	3A, 3B	4-101
MPYR Smem, dst	dst = rnd(T * Smem)	1	1	3A, 3B	4-101
MPY Xmem, Ymem, dst	dst = Xmem * Ymem, T = Xmem	1	1	7	4-101
MPY Smem, #lk, dst	dst = Smem * #lk , T = Smem	2	2	6A, 6B	4-101
MPY #lk, dst	dst = T * #lk	2	2	2	4-101
MPYA dst	dst = T * A(32-16)	1	1	1	4-104
MPYA Smem	B = Smem * A(32–16), T = Smem	1	1	3A, 3B	4-104
MPYU Smem, dst	dst = uns(T) * uns(Smem)	1	1	3A, 3B	4-106
SQUR Smem, dst	dst = Smem * Smem, T = Smem	1	1	3A, 3B	4-161
SQUR A, dst	dst = A(32-16) * A(32-16)	1	1	1	4-161

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-4. Multiply-Accumulate and Multiply-Subtract Instructions t

Syntax	Expression	W†	Cycles†	Class	Page
MAC Smem, src	src = src + T * Smem	1	1	3A, 3B	4-82
MAC Xmem, Ymem, src[, dst]	dst = src + Xmem * Ymem, T = Xmem	1	1	7	4-82
MAC #lk, src[, dst]	dst = src + T * #lk	2	2	2	4-82
MAC Smem, #lk, src [, dst]	dst = src + Smem * #lk, T = Smem	- 2	2	6A, 6B	4-82
MACR Smem, src	dst = rnd(src + T * Smem)	1	1	3A, 3B	4-82
MACR Xmem, Ymem, src[, dst]	dst = md(src + Xmem * Ymem), T = Xmem	1	1	7	4-82
MACA Smem[,B]	B = B + Smem * A(32–16), T = Smem	1	1	3A, 3B	4-85
MACA T, src[, dst]	dst = src + T * A(32-16)	1	1	1	4-85

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-4. Multiply-Accumulate and Multiply-Subtract Instructions (Continued)t

Syntax	Expression	W [†]	Cycles†	Class	Page
MACAR Smem[,B]t	B = md(B + Smem * A(32–16)), T = Smem	1	1	3A, 3B	4-85
MACAR T, src[, dst]	dst = rnd(src + T * A(32-16))	1	1	1	4-85
MACD Smem, pmad, src	src = src + Smem * pmad, T = Smem, (Smem + 1) = Smem	2	3	23A, 23B	4-87
MACP Smem, pmad, src	src = src + Smem * pmad, T = Smem	2	3	22A, 22B	4-89
MACSU Xmem, Ymem, src	src = src + uns(Xmem) * Ymem, T = Xmem	1	1	7	4-91
MAS Smem, src	src = src - T * Smem	1	1	3A, 3B	4-94
MASR Xmem, Ymem, src[, dst]	dst = rnd(src - Xmem * Ymem), T = Xmem	1	1	7	4-94
MAS Xmem, Ymem, src[, dst]	dst = src - Xmem * Ymem, T = Xmem	1	1	7	4-94
MASR Smem, src	src = rnd(src - T * Smem)	1	1	3A, 3B	4-94
MASA Smem[,B]	B = B - Smem * A(32-16), T = Smem	1	1	3A, 3B	4-97
MASA T, src[, dst]	dst = src - T * A(32-16)	1	1	1	4-97
MASAR T, src[, dst]	dst = rnd(src - T * A(32-16))	1	1	1	4-97
SQURA Smem, src	src = src + Smem * Smem, T = Smem	1	1	3A, 3B	4-163
SQURS Smem, src	src = src - Smem * Smem, T = Smem	1	1	3A, 3B	4-164

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

2-5

Table 2-5. Double (32-Bit Operand) Instructions

Syntax	Expression	W†	Cycles†	Class	Page
DADD Lmem, src[, dst]	If C16 = 0 dst = Lmem + src If C16 = 1 dst(39–16) = Lmem(31–16) + src(31–16) dst(15–0) = Lmem(15–0) + src(15–0)	1	1	9A, 9B	4-37
DADST Lmem, dst	If C16 = 0 dst = Lmem + (T << 16 + T) If C16 = 1 dst(39–16) = Lmem(31–16) + T dst(15–0) = Lmem(15–0) - T	1	1	9A, 9B	4-39
DRSUB Lmem, src	If C16 = 0 src = Lmem - src If C16 = 1 src(39-16) = Lmem(31-16) - src(31-16) src(15-0) = Lmem(15-0) - src(15-0)	1	1	9A, 9B	4-43
DSADT Lmem, dst	If C16 = 0 dst = Lmem - (T << 16 + T) If C16 = 1 dst(39-16) = Lmem(31-16) - T dst(15-0) = Lmem(15-0) + T	1	1	9A, 9B	4-45
DSUB Lmem, src	If C16 = 0 src = src - Lmem If C16 = 1 src (39–16) = src(31–16) - Lmem(31–16) src (15–0) = src(15–0) - Lmem(15–0)	1	1	9A, 9B	4-48
DSUBT Lmem, dst	If C16 = 0 dst = Lmem - (T << 16 + T) If C16 = 1 dst(39-16) = Lmem(31-16) - T dst(15-0) = Lmem(15-0) - T	1	1	9A, 9B	4-50

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-6. Application-Specific Instructions

מור מידים דינות בשבינות בשבינות משביבים מידים ביותר ביותר מורים ביותר בי

Syntax	Expression	W†	Cycles†	Class	Page
ABDST Xmem, Ymem	B = B + A(32–16) A = (Xmem – Ymem) << 16	1	1	7	4-2
ABS src[, dst]	dst = src	1	1	1	4-3
CMPL src[, dst]	dst = ~src	1	1	1	4-32
DELAY Smem	(Smem + 1) = Smem	1	1	24A, 24B	4-41
EXP src	T = number of sign bits (src) - 8	1	1	1	4-52
FIRS Xmem, Ymem, pmad	B = B + A * pmad A = (Xmem + Ymem) << 16	2	3	8	4-59
LMS Xmem, Ymem	B = B + Xmem * Ymem A = (A + Xmem << 16) + 2 ¹⁵	1	1	7	4-80
MAX dst	dst = max(A, B)	1	1	1	4-99
MIN dst	dst = min(A, B)	1	1	1	4-100
NEG src[, dst]	dst = -src	1	1	1	4-119
NORM src[, dst]	dst = src << TS dst = norm(src, TS)	1	1	1	4-122
POLY Smem	B = Smem << 16 A = md(A * T + B)	1	1	3A, 3B	4-126
RND src[, dst]	dst = src + 2 ¹⁵	1	1	1	4-142
SAT src	saturate(src)	1	1	1	4-154
SQDST Xmem, Ymem	B = B + A(32–16) * A(32–16) A = (Xmem + Ymem) << 16	1	1	7	4-160

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

2.2 Logical Operations

This section summarizes the logical operation instructions. Table 2–7 through Table 2–11 list the instructions within the following functional groups:

- ☐ AND instructions (Table 2–7)
- OR instructions (Table 2–8 on page 2-8)
- ☐ XOR instructions (Table 2–9 on page 2-9)
- ☐ Shift instructions (Table 2–10 on page 2-9)
- ☐ Test instructions (Table 2–11 on page 2-9)

Table 2-7. AND Instructions

Syntax	Expression	W†	Cycles†	Class	Page
AND Smem, src	src = src & Smem	1	1	3A, 3B	4-11
AND #lk[, SHFT], src[, dst]	dst = src & #lk << SHFT	2	2	2	4-11
AND #lk, 16, src [, dst]	dst = src & #lk << 16	2	2	2	4-11
AND src[, SHIFT][, dst]	dst = dst & src << SHIFT	1	1	1	4-11
ANDM #lk, Smem	Smem = Smem & #lk	2	2	18A, 18B	4-13

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-8. OR Instructions

Syntax	Expression	W†	Cycles†	Class	Page
OR Smem, src	src = src Smem	1	1	3A, 3B	4-123
OR #lk[, SHFT], src[, dst]	dst = src #lk << SHFT	2	2	2	4-123
OR #lk, 16, src[, dst]	dst = src #lk << 16	2	2	2	4-123
OR src[, SHIFT][, dst]	dst = dst src << SHIFT	1	1	1	4-123
ORM #lk, Smem	Smem = Smem #lk	2	2	18A, 18B	4-125

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-9. XOR Instructions

Syntax	Expression	W†	Cycles†	Class	Page
XOR Smem, src	src = src ^ Smem	1	1	3A, 3B	4-201
XOR #lk[, SHFT,], src[, dst]	dst = src ^ #lk << SHFT	2	2	2	4-201
XOR #lk, 16, src[, dst]	dst = src ^ #lk << 16	2	2	2	4-201
XOR src[, SHIFT][, dst]	dst = dst ^ src << SHIFT	1	1	1	4-201
XORM #lk, Smem	Smem = Smem ^ #lk	2	2	18A, 18B	4-203

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-10. Shift Instructions

Syntax	Expression	W†	Cycles [†]	Class	Page
ROL src	Rotate left with carry in	1	1	1	4-143
ROLTC src	Rotate left with TC in	1	1	1	4-144
ROR src	Rotate right with carry in	1	1	1	4-145
SFTA src, SHIFT[, dst]	dst = src << SHIFT {arithmetic shift}	1	1	1	4-155
SFTC src	if src(31) = src(30) then src = src << 1	1	1	1	4-157
SFTL src, SHIFT[, dst]	dst = src << SHIFT {logical shift}	1	1	1	4-158

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-11. Test Instructions

Syntax	Expression	W†	Cycles†	Class	Page
BIT Xmem, BITC	TC = Xmem(15 - BITC)	1	1	3A	4-21
BITF Smem, #Ik	TC = (Smem && #lk)	2	2	6A, 6B	4-22
BITT Smem	TC = Smem(15 - T(3-0))	1	1	3A, 3B	4-23
CMPM Smem, #lk	TC = (Smem == #lk)	2	2	6A, 6B	4-33
CMPR CC, ARx	Compare ARx with AR0	1	1	1	4-34

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

2.3 Program-Control Operations

This section summarizes the program-control instructions. Table 2–12 through Table 2–18 list the instructions within the following functional groups:

Branch instructions (Table 2–12)
Call instructions (Table 2–13 on page 2-11)
Interrupt instructions (Table 2–14 on page 2-11)
Return instructions (Table 2–15 on page 2-12)
Repeat instructions (Table 2–16 on page 2-12)
Stack-manipulating instructions (Table 2–17 on page 2-13)
Miscellaneous program-control instructions (Table 2-18 on page 2-13)

Table 2-12. Branch Instructions

Syntax	Expression	W†	Cycles†	Class	Page
B[D] pmad	PC = pmad(15-0)	2	4/[2¶]	29A	4-14
BACC[D] src	PC = src(15-0)	1	6/[4¶]	30A	4-15
BANZ[D] pmad, Sind	if (Sind \neq 0) then PC = pmad(15–0)	2	4‡/2§/ [2¶]	29A	4-16
BC[D] pmad, cond [, cond [, cond]]	if (cond(s)) then PC = pmad(15–0)	2	5‡/3§/ [3¶]	31A	4-18
FB[D] extpmad	PC = pmad(15–0), XPC = pmad(22–16)	2	4/[2¶]	29A	4-53
FBACC[D] src	PC = src(15-0), XPC = src(22-16)	1	6/ [4¶]	30A	4-54

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

[‡]Conditions true

[§] Condition false

[¶] Delayed instruction

Table 2-13. Call Instructions

Syntax	Expression	W†	Cycles†	Class	Page
CALA[D] src	SP = PC, PC = src(15-0)	1	6/[4¶]	30B	4-25
CALL[D] pmad	SP = PC, PC = pmad(15-0)	2	4/[2§]	29B	4-27
CC[D] pmad, cond [, cond [, cond]]	if (cond(s)) thenSP = PC, PC = pmad(15-0)	2	5‡/3§/ [3¶]	31B	4-29
FCALA[D] src	SP = PC,SP = XPC, PC = src(15-0), XPC = src(22-16)	1	6/[4¶]	30B	4-55
FCALL[D] extpmad	SP = PC,SP = XPC, PC = pmad(15-0), XPC = pmad(22-16)	2	4/[2¶]	29B	4-57

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-14. Interrupt Instructions

Syntax	Expression	W†	Cycles†	Class	Page
INTR K	SP = PC, PC = IPTR(15-7) + K << 2, INTM = 1	1	3	35	4-65
TRAP K	SP = PC, PC = IPTR(15-7) + K << 2	1	3	35	4-195

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

[‡] Conditions true

[§] Condition false

[¶] Delayed instruction

Table 2–15. Return Instructions

Syntax	Expression	W†	Cycles†	Class	Page
FRET(D)	XPC = SP++, PC = SP++	1	6/[4¶]	34	4-61
FRETE[D]	XPC = SP++, PC = SP++, INTM = 0	1	6/[4¶]	34	4-62
RC[D] cond[, cond[, cond]]	if (cond(s)) then PC = SP++	1	5‡/3§/[3¶]	32	4-133
RET[D]	PC = SP++	1	5/[3¶]	32	4-139
RETE[D]	PC = SP++, INTM = 0	1	5/[3¶]	32	4-140
RETF[D]	PC = RTN, PC++, INTM = 0	1	3/[1¶]	33	4-141

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*. ‡ Conditions true

Table 2–16. Repeat Instructions

Syntax	Expression	W†	Cycles†	Class	Page
RPT Smem	Repeat single, RC = Smem	1	1	5A, 5B	4-146
RPT #K	Repeat single, RC = #K	1	1	1	4-146
RPT #/k	Repeat single, RC = #lk	2	2	2	4-146
RPTB[D] pmad	Repeat block, RSA = PC + $2[4^{\#}]$, REA = pmad - 1	2	4/[2¶]	29A	4-148
RPTZ dst, #lk	Repeat single, RC = #lk, dst = 0	2	2	2	4-150

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

¶ Delayed instruction

[§] Condition false

[¶] Delayed instruction

Table 2-17. Stack-Manipulating Instructions

Syntax	Expression	W †	Cycles†	Class	Page	
FRAME K	SP = SP + K	1	1	1	4-60	
POPD Smem	Smem = SP++	1	1	17A, 17B	4-127	
POPM MMR	MMR = SP++	1	1	17A	4-128	
PSHD Smem	SP = Smem	1	1	16A, 16B	4-131	
PSHM MMR	SP = MMR	1	1	16A	4-132	

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2–18. Miscellaneous Program-Control Instructions

Syntax	Expression	W†	Cycles [†]	Class	Page
IDLE K	idle(K)	1	4	36	4-63
MAR Smem	If CMPT = 0, then modify ARx If CMPT = 1 and ARx ≠ AR0, then modify ARx, ARP = x If CMPT = 1 and ARx = AR0, then modify AR(ARP)	1	1	1, 2	4-92
NOP	no operation	1	1	1	4-121
RESET	software reset	1	3	35	4-138
RSBX N, SBIT	STN (SBIT) = 0	1	1	1	4-151
SSBX N, SBIT	STN (SBIT) = 1	1	1	1	4-166
XC n, cond[, cond[, cond]]	If (cond(s)) then execute the next n instructions; n = 1 or 2	1	1	1	4-198

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

2.4 Load and Store Operations

This section summarizes the load and store instructions. Table 2–19 through Table 2–26 list the instructions within the following functional groups:

- Load instructions (Table 2–19)
- ☐ Store instructions (Table 2–20 on page 2-15)
- ☐ Conditional store instructions (Table 2–21 on page 2-16)
- ☐ Parallel load and store instructions (Table 2–22 on page 2-16)
- Parallel load and multiply instructions (Table 2–23 on page 2-16)
- □ Parallel store and add/subtract instructions (Table 2–24 on page 2-17)
 □ Parallel store and multiply instructions (Table 2–25 on page 2-17)
- ☐ Miscellaneous load-type and store-type instructions (Table 2–26 on page 2-18)

, ,

Table 2-19. Load Instructions

Syntax	Expression	W†	Cycles†	Class	Page
DLD Lmem, dst	dst = Lmem	1	1	9A, 9B	4-42
LD Smem, dst	dst = Smem	1	1	3A, 3B	4-66
LD Smem, TS, dst	dst = Smem << TS	1	1	3A, 3B	4-66
LD Smem, 16, dst	dst = Smem << 16	1	1	3A, 3B	4-66
LD Smem[, SHIFT], dst	dst = Smem << SHIFT	2	2	4A, 4B	4-66
LD Xmem, SHFT, dst	dst = Xmem << SHFT	1	1	3A	4-66
LD #K, dst	dst = #K	1	1	1	4-66
LD #Ik[, SHFT], dst	dst = #lk << SHFT	2	2	2	4-66
LD #/k, 16, dst	dst = #lk << 16	2	2	2	4-66
LD src, ASM [, dst]	dst = src << ASM	1	1	1	4-66
LD src[, SHIFT][, dst]	dst = src << SHIFT	1	1	1	4-66
LD Smem, T	T = Smem	1	1	3A, 3B	4-70
LD Smem, DP	DP = Smem(8-0)	1	3	5A, 5B	4-70
LD #k9, DP	DP = #k9	1	1	1	4-70
LD #k5, ASM	ASM = #k5	1	1	1	4-70

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-19. Load Instructions (Continued)

Syntax	Expression	W†	Cycles†	Class	Page
LD #k3, ARP	ARP = #k3	1	1	1	4-70
LD Smem, ASM	ASM = Smem(4-0)	1	1	3A, 3B	4-70
LDM MMR, dst	dst = MMR	1	1	3A	4-73
LDR Smem, dst	dst = rnd(Smem)	1	1	3A, 3B	4-78
LDU Smem, dst	dst = uns(Smem)	1	1	3A, 3B	4-79
LTD Smem	T = Smem, (Smem + 1) = Smem	1	1	24A, 24B	4-81

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-20. Store Instructions

Syntax	Expression	W†	Cycles†	Class	Page
DST src, Lmem	Lmem = src	1	2	13A, 13B	4-47
ST T, Smem	Smem = T	1	1	10A, 10B	4-167
ST TRN, Smem	Smem = TRN	1	1	10A, 10B	4-167
ST #lk, Smem	Smem = #lk	2	2	12A, 12B	4-167
STH src, Smem	Smem = src << -16	1	1	10A, 10B	4-169
STH src, ASM, Smem	Smem = src << (ASM - 16)	1	1	10A, 10B	4-169
STH src, SHFT, Xmem	Xmem = src << (SHFT - 16)	1	1	10A	4-169
STH src[, SHIFT], Smem	Smem = src << (SHIFT - 16)	2	2	11A, 11B	4-169
STL src, Smem	Smem = src	1	1	10A, 10B	4-172
STL. src, ASM, Smem	Smem = src << ASM	1	1	10A, 10B	4-172
STL src, SHFT, Xmem	Xmem = src << SHFT	1	1	10A, 10B	4-172
STL src[, SHIFT], Smem	Smem = src << SHIFT	2	2	11A, 11B	4-172
STLM src, MMR	MMR = src	1	1	10A	4-175
STM #lk, MMR	MMR = #lk	2	2	12A	4-176

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-21. Conditional Store Instructions

Syntax	Expression	W†	Cycles†	Class	Page
CMPS src, Smem	If $src(31-16) > src(15-0)$ then Smem = $src(31-16)$ If $src(31-16) \le src(15-0)$ then Smem = $src(15-0)$	1	1	10A, 10B	4-35
SACCD src, Xmem, cond	If (cond) Xmem = src << (ASM - 16)	1	1	15	4-152
SRCCD Xmem, cond	If (cond) Xmem = BRC	1	1	15	4-165
STRCD Xmem, cond	If (cond) Xmem = T	1	1	15	4-186

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-22. Parallel Load and Store Instructions

Syntax	Expression	Wt	Cycles†	Class	Page
ST src, Ymem LD Xmem, dst	Ymem = src << (ASM - 16) dst = Xmem << 16	1	1	14	4-178
ST src, Ymem LD Xmem, T	Ymem = src << (ASM - 16) T = Xmem	1	1	14	4-178

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-23. Parallel Load and Multiply Instructions

Syntax	Expression	W†	Cycles†	Class	Page
LD Xmem, dst MAC Ymem, dst_	dst = Xmem << 16 dst_ = dst_ + T * Ymem	1	1	7	4-74
LD Xmem, dst MACR Ymem, dst_	dst = Xmem << 16 dst_ = rnd(dst_ + T * Ymem)	1	1	7	4-74
LD <i>Xmem, dst</i> MAS <i>Ymem, dst_</i>	dst = Xmem << 16 dst_ = dst T * Ymem	1	1	7	4-76
LD Xmem, dst MASR Ymem, dst_	dst = Xmem << 16 dst_ = rnd(dst T * Ymem)	1	1	7	4-76

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2--24. Parallel Store and Add/Subtract Instructions

Syntax	Expression	W [†]	Cycles†	Class	Page
ST src, Ymem ADD Xmem, dst	Ymem = src << (ASM - 16) dst = dst_ + Xmem << 16	1	1	14	4-177
ST src, Ymem SUB Xmem, dst	Ymem = src << (ASM - 16) dst = (Xmem << 16) - dst_	1	1	14	4-185

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2-25. Parallel Store and Multiply Instructions

Syntax	Expression	W†	Cycles†	Class	Page
ST src, Ymem MAC Xmem, dst	Ymem = src << (ASM - 16) dst = dst + T * Xmem	1	1	14	4-180
ST src, Ymem MACR Xmem, dst	Ymem = src << (ASM - 16) dst = rnd(dst + T * Xmem)	1	1	14	4-180
ST src, Ymem MAS Xmem, dst	Ymem = src << (ASM - 16) dst = dst - T * Xmem	1	1	14	4-182
ST src, Ymem MASR Xmem, dst	Ymem = src << (ASM - 16) dst = rnd(dst - T * Xmem)	1	1	14	4-182
ST src, Ymem MPY Xmem, dst	Ymem = src << (ASM - 16) dst = T * Xmem	1	1	14	4-184

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

Table 2–26. Miscellaneous Load-Type and Store-Type Instructions

Syntax	Expression	W†	Cycles†	Class	Page
MVDD Xmem, Ymem	Ymem = Xmem	1	1	14	4-107
MVDK Smem, dmad	dmad = Smem	2	2	19A, 19B	4-108
MVDM dmad, MMR	MMR = dmad	2	2	19A	4-110
MVDP Smem, pmad	pmad = Smem	2	4	20A, 20B	4-111
MVKD dmad, Smem	Smem = dmad	2	2	19A, 19B	4-113
MVMD MMR, dmad	dmad = MMR	2	2	19A	4-115
MVMM MMRx, MMRy	MMRy = MMRx	1	1	1	4-116
MVPD pmad, Smem	Smem = pmad	2	3	21A, 21B	4-117
PORTR PA, Smem	Smem = PA	2	2	27A, 27B	4-129
PORTW Smem, PA	PA = Smem	2	2	28A, 28B	4-130
READA Smem	Smem = A	1	5	25A, 25B	4-136
WRITA Smem	A = Smem	1	5	26A, 26B	4-196

[†] Values for words (W) and cycles assume the use of DARAM for data. Add 1 word and 1 cycle when using long-offset indirect addressing or absolute addressing with an *Smem*.

2.5 Repeating a Single Instruction

The '54x includes repeat instructions that cause the next instruction to be repeated. The number of times for the instruction to be repeated is obtained from an operand of the instruction and is equal to this operand + 1. This value is stored in the 16-bit repeat counter (RC) register. You cannot program the value in the RC register; it is loaded by the repeat instructions only. The maximum number of executions of a given instruction is 65 536. An absolute program or data address is automatically incremented when the single-repeat feature is used.

Once a repeat instruction is decoded, all interrupts, including $\overline{\text{NMI}}$ but not $\overline{\text{RS}}$, are disabled until the completion of the repeat loop. However, the '54x does respond to the $\overline{\text{HOLD}}$ signal while executing a repeat loop—the response depends on the value of the HM bit of status register 1 (ST1).

The repeat function can be used with some instructions, such as multiply/ accumulate and block moves, to increase the execution speed of these instructions. These multicycle instructions (Table 2–27) effectively become single-cycle instructions after the first iteration of a repeat instruction.

Table 2-27. Multicycle Instructions That Become Single-Cycle Instructions When Repeated

Instruction	Description	# Cycles†
FIRS	Symmetrical FIR filter	3
MACD	Multiply and move result in accumulator with delay	3
MACP	Multiply and move result in accumulator	3
MVDK	Data-to-data move	2
MVDM	Data-to-MMR move	2
MVDP	Data-to-program move	4
MVKD	Data-to-data move	2
MVMD	MMR-to-data move	2
MVPD	Program-to-data move	3
READA	Read from program-memory to data memory	5
WRITA	Write data memory to program memory	5

[†] Number of cycles when instruction is not repeated

Single data-memory operand instructions cannot be repeated if a long offset modifier or an absolute address is used (for example, *ARn(lk), *+ARn(lk), *+ARn(lk)% and *(lk)). Instructions listed in Table 2–28 cannot be repeated using RPT or RPTZ instructions.

Table 2–28. Nonrepeatable Instructions

Instruction	Description
ADDM	Add long constant to data memory
ANDM	AND data memory with long constant
B[D]	Unconditional branch
BACC[D]	Branch to accumulator address
BANZ[D]	Branch on auxiliary register not 0
BC[D]	Conditional branch
CALA[D]	Call to accumulator address
CALL[D]	Unconditional call
CC[D]	Conditional call
CMPR	Compare with auxiliary register
DST	Long word (32-bit) store
FB[D]	Far branch unconditionally
FBACC[D]	Far branch to location specified by accumulator
FCALA[D]	Far call subroutine at location specified by accumulator
FCALL[D]	Far call unconditionally
FRET[D]	Far return
FRETE[D]	Enable interrupts and far return from interrupt
IDLE	Idle instructions
INTR	Interrupt trap
LD ARP	Load auxiliary register pointer (ARP)
LD DP	Load data page pointer (DP)
MVMM	Move memory-mapped register (MMR) to another MMR
ORM	OR data memory with long constant

Table 2–28. Nonrepeatable Instructions (Continued)

Instruction	Description
RC[D]	Conditional return
RESET	Software reset
RET[D]	Unconditional return
RETE[D]	Return from interrupt
RETF[D]	Fast return from interrupt
RND	Round accumulator
RPT	Repeat next instruction
RPTB[D]	Block repeat
RPTZ	Repeat next instruction and clear accumulator
RSBX	Reset status register bit
SSBX	Set status register bit
TRAP	Software trap
xc	Conditional execute
XORM	XOR data memory with long constant

Instruction Classes and Cycles

Instructions are classified into several categories, or classes, according to cycles required. This chapter describes the instruction classes. Because a single instruction can have multiple syntaxes and types of execution, it can appear in multiple classes.

The tables in this chapter show the number of cycles required for a given '54x instruction to execute in a given memory configuration when executed as a single instruction and when executed in the repeat mode. Tables are also provided for a single data-memory operand access used with a long constant. The column headings in the tables indicate the program source location. These headings are defined as follows:

ROM The instruction executes from internal program ROM.

SARAM The instruction executes from internal single-access RAM.

DARAM The instruction executes from internal dual-access RAM.

External The instruction executes from external program memory.

If a class of instructions requires memory operand(s), the row divisions in the tables indicate the location(s) of the operand(s). These locations are defined as follows:

DARAM The operand is in internal dual-access RAM.

SARAM The operand is in internal single-access RAM.

DROM The operand is in internal data ROM.

PROM The operand is in internal program ROM.

External The operand is in external memory.

MMR The operand is a memory-mapped register.

The number of cycles required for each instruction is given in terms of the processor machine cycles (the CLKOUT period). The additional wait states for program/data memory accesses and I/O accesses are defined as follows:

d Data-memory wait states—the number of additional clock cycles the device waits for external data-memory to respond to an access.

- io I/O wait states—the number of additional clock cycles the device waits for an external I/O to respond to an access.
- n Repetitions—the number of times a repeated instruction is executed (where n > 2 to fill the pipeline).
- nd Data-memory wait states repeated n times.
- **np** Program-memory wait states repeated n times.
- npd Program-memory wait states repeated n times.
- Program-memory wait states—the number of additional clock cycles the device waits for external program memory to respond to an access.
- Program-memory wait states—the number of additional clock cycles the device waits for external program memory to respond to an access as a program data operand.

These variables can also use the subscripts src, dst, and code to indicate source, destination, and code, respectively.

All reads from external memory take at least one instruction cycle to complete, and all writes to external memory take at least two instruction cycles to complete. These external accesses take longer if additional wait-state cycles are added using the software wait-state generator or the external READY input. However, internal to the CPU all writes to external memory take only one cycle as long as no other access to the external memory is in process at the same time. This is possible because the instruction pipeline takes only one cycle to request an external write access, and the external bus interface unit completes the write access independently.

The instruction cycles are based on the following assumptions:

u	the same memory section (internal or external) as the current instruction, except in instructions that cause a program counter (PC) discontinuity, such as a branch or call.
۵	When executing a single instruction, there is no pipeline or bus conflict between the current instruction and any other instruction in the pipeline. The only exception is the conflict between the instruction fetch and the memory read/write access (if any) of the instruction under consideration.
	In single-instruction repeat mode, all conflicts caused by the pipelined

Class 1

1 word, 1 cycle. No operand, or short-immediate or register operands and no memory operands.

Mnemonics

ABS	MACA[R]	NORM	SFTA
ADD	MAR	OR	SFTC
AND	MASA[R]	RND	SFTL
CMPL	MAX	ROL	SQUR
CMPR	MIN	ROLTC	SSBX
EXP	MPYA	ROR	SUB
FRAME	MVMM	RPT	XC
LD	NEG	RSBX	XOR
LD T/DP/ASM/ARP	NOP	SAT	

Cycles

Cycles for a Single Execution

	Program		
ROM/SARAM	DARAM	External	
1	1	1+p	

	Program		
ROM/SARAM	DARAM	External	
n	n	n+p	

Class 2 2 words, 2 cycles. Long-immediate operand and no memory operands.

Mnemonics

ADD MAC OR SUB
AND MAR RPT XOR
LD MPY RPTZ

Cycles

Cycles for a Single Execution

	Program	
ROM/SARAM	DARAM	External
2	2	2+2p

	Program	
ROM/SARAM	DARAM	External
n+1	n+1	n+1+2p

SUBB SUBC SUBS XOR

Class 3A

1 word, 1 cycle. Single data-memory (Smem or Xmem) read operand or MMR read operand.

Mnemonics

ADD	LDM	MPYA
ADDC	LDR	MPYU
ADDS	LDU	OR
AND	MAC[R]	POLY
BIT	MACA[R]	SQUR
BITT	MAS[R]	SQURA
LD	MASA	SQURS
LD T/DP/ASM/ARP	MPY[R]	SUB

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	1	1, 2†	1+p
SARAM	1, 2†	1	1+p
DROM	1, 2†	1	1+p
External	1+d	1+d	2+d+p
MMR [◊]	1	1	1+p

Operand	-	Program	
Smem	ROM/SARAM	DARAM	External
DARAM	n	n, n+1†	n+p
SARAM	n, n+1†	n	n+p
DROM	n, n+1†	n	n+p
External	n+nd	n+nd	n+1+nd+p
MMR [◊]	n	n	n+p

[†] Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

[♦] Add n cycles for peripheral memory-mapped access.

Class 3B

2 words, 2 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing.

SUBS

XOR

Mnemonics

ADD	LDU	OR
ADDC	MAC[R]	POLY
ADDS	MACA[R]	SQUR
AND	MAS[R]	SQURA
BITT	MASA	SQURS
LD	MPY[R]	SUB
LD T/DP/ASM/ARP	MPYA	SUBB
LDR	MPYU	SUBC

Cycles

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 3†	2	2+2p
DROM	2, 3†	2	2+2p
External	2+d	2+d	3+d+2p
MMR [◊]	2	2	2+2p

[†] Operand and code in same memory block Operand Add one cycle for peripheral memory-mapped access.

Class 4A

2 words, 2 cycles. Single data-memory (Smem) read operand.

Mnemonics

ADD

LD

SUB

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 3†	2	2+2p
DROM	2, 3†	2	2+2p
External	2+d	2+d	3+d+2p
MMR [◊]	2	2	2+2p

[†] Operand and code in same memory block

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	n+1	n+1, n+2†	n+1+2p
SARAM	n+1, n+2 [†]	n+1	n+1+2p
DROM	n+1, n+2†	n+1	n+1+2p
External	n+1+nd	n+1+nd	n+2+nd+2p
MMR [◊]	n+1	n+1	n+1+2p

Add one cycle for peripheral memory-mapped access.

[†] Operand and code in same memory block

Add n cycles for peripheral memory-mapped access.

Class 4B

3 words, 3 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing.

Mnemonics

ADD

LD

SUB

Cycles

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	3	3, 4†	3+3p
SARAM	3, 4†	3	3+3p
DROM	3, 4†	3	3+3p
External	3+d	3+d	4+d+3p
MMR [◊]	3	3	3+3p

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

Class 5A

1 word, 3 cycles. Single data-memory (Smem) read operand (with DP destination for load instruction).

Mnemonics

LD

RPT

Cycles

Cycles for a Single Execution

Operand		Program		
Smem	ROM/SARAM	DARAM	M External	
DARAM	3	3	3+p	
SARAM	3	3	3+p	
DROM	3	3	3+p	
External	3+d	3+d	3+d+p	
MMR◊	3	3	3+p	

Add one cycle for peripheral memory-mapped access.

Class 5B

2 words, 4 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing (with DP destination for load instruction).

Mnemonics

LD

RPT

Cycles

Operand		Program	
Smem	ROM/SARAM DARAM		External
DARAM	4	4	4+2p
SARAM	4	4	4+2p
DROM	4	4	4+2p
External	4+d	4+d	4+d+2p
MMR [◊]	4	4	4+2p

[♦] Add one cycle for peripheral memory-mapped access.

Class 6A

2 words, 2 cycles. Single data-memory (Smem) read operand and single long-immediate operand.

Mnemonics

BITF

CMPM

MAC

MPY

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 3†	2	2+2p
DROM	2, 3†	2	2+2p
External	2+d	2+d	3+d+2p
MMR [◊]	2	2	2+2p

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	n+1	n+1, n+2†	n+1+2p
SARAM	n+1, n+2†	n+1	n+1+2p
DROM	n+1, n+2†	n+1	n+1+2p
External	n+1+nd	n+1+nd	n+2+nd+2p
MMR [◊]	n+1	n+1	n+1+2p

[†]Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

Add n cycles for peripheral memory-mapped access.

Class 6B

3 words, 3 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single long-immediate operand.

Mnemonics

BITF

CMPM

MAC

MPY

Cycles

Operand			Program	
Smem		ROM/SARAM	DARAM	External
DARAM		3	3, 4†	3+3p
SARAM .	•	3, 4†	3	3+3p
DROM		3, 4†	3	3+3p
External		3+d	3+d	4+d+3p
MMR [◊]		3	3	3+3p

[†] Operand and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Class 7 1 word, 1 cycle. Dual data-memory (Xmem and Ymem) read operands.

 Mnemonics
 ABDST
 LD||MAS[R]
 MACSU
 SQDST

 ADD
 LMS
 MAS[R]
 SUB

 LD||MAC[R]
 MAC[R]
 MPY

Cycles

Cycles for a Single Execution

Ор	erand		Program	
Xmem	Ymem	ROM/SARAM	DARAM	External
DARAM	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1, 2†	1+p
	DROM	1, 2†	1, 2†	1+p
	External	1+d	1+d, 2	2+d+p
SARAM	DARAM	1, 2†	1	1+p
	SARAM	1, 2†, 3‡	1, 2†	1+p, 2*
	DROM	1, 2†	1	1+p
	External	1+d, 2	1+d	2+d+p
DROM	DARAM	1, 2†	1	1+p
	SARAM	1, 2†	1, 2†	1+p, 2*
	DROM	1, 2†, 3‡	1, 2†	1+p, 2*
	External	1+d, 2	1+d	2+d+p
External	DARAM	1+d	1+d	2+d+p
	SARAM	1+d, 2	1+d	2+d+p
	DROM	1+d, 2	1+d	2+d+p
	External	2+2d	2+2d	3+2d+p
MMR◊	DARAM	1	1	1+p
	SARAM	1, 2†	1	1+p
	DROM	1, 2†	1	1+p
	External	1+d	1+d	2+d+p

[†] Operand and code in same memory block

[‡]Two operands and code in same memory block

^{||} One operand and code in same memory block when d = 0

[★]Two operands in same memory block when n = 0

p = 0 ♦ Add one cycle for peripheral memorymapped access.

Cycles for a Repeat Execution

Ope	rand	ycies for a Repea	Program	
Xmem	Ymem	ROM/SARAM	DARAM	External
DARAM	DARAM	n	n, n+1†	n+p
	SARAM	n, n+1†	n, n+1†	n+p
	DROM	n, n+1†	n, n+1†	n+p
	External	n+nd	n+nd, 1+nll	n+1+nd+p
SARAM	DARAM	n, n+1†	n	n+p
	SARAM	n, n+1†, 2n#, 2n+1‡	n, 2n#	n+p, 2n (p = 0)#, 2n-1+p (p \geq 1)#
	DROM	n, n+1†	n	n+p
	External	n+nd, n+1	n+nd	n+1+nd+p
DROM	DARAM	n, n+1†	n	n+p
	SARAM	n, n+1 [†]	n	n+p
	DROM	n, n+1 [†] , 2n#, 2n+1 [‡]	n, 2n#	n+p, 2n (p = 0)#, 2n-1+p (p \geq 1)#
	External	n+nd, n+1	n+nd	n+1+nd+p
External	DARAM	n+nd	n+nd	n+1+nd+p
	SARAM	n+nd, n+1	n+nd	n+1+nd+p
	DROM	n+nd, n+1	n+nd	n+1+nd+p
	External	2n+2nd	2n+2nd	2n+1+2nd+p
MMR◊	DARAM	n	n	n+p
	SARAM	n, n+1 [†]	n	n+p
	DROM	n, n+1†	n	n+p
	External	n+nd	n+nd	n+1+nd+p

[†] Operand and code in same memory block ‡Two operands and code in same memory block
#Two operands in same memory block

Il One operand and code in same memory

block when d = 0

Add n cycles for peripheral memory-mapped access.

Class 8

2 words, 3 cycles. Dual data-memory (Xmem and Ymem) read operands and a single program-memory (pmad) operand.

Mnemonics

FIRS

Cycles

Cycles for a Single Execution

Ope	rand			Program	
pmad	Xmem	Ymem	ROM/SARAM	DARAM	External
DARAM	DARAM	DARAM	3, 4†	3, 4†	3+2p, 4+2p†
		SARAM/ DROM	3, 4†	3, 4†	3+2p, 4+2p†
		External	3+d, 4+d†	3+d, 4+d†	3+d+2p, 4+d+2p†
	SARAM/ DROM	DARAM	3	3	3+2p
		SARAM/ DROM	3, 4‡	3, 4‡	3+2p, 4+2p‡
		External	3+d	3 +d	3+d+2p
	External	DARAM	3+d	3+d	3+d+2p
		SARAM/ DROM	3+d	3+d	3+d+2p
		External	4+2d	4+2d	4+2d+2p
SARAM/ DROM	DARAM	DARAM	3	3	3+2p
		SARAM/ DROM	3, 4§	3, 4§	3+2p, 4+2p§
		External	3+d	3+d	3+d+2p

[†]Xmem and pmad in same memory block

[‡] Xmem and Ymem in same memory block § Ymem and pmad in same memory block

[¶]Xmem, Ymem, and pmad in same memory block

Cycles for a Single Execution (Continued)

Ope	rand			Program	
pmad	Xmem	Ymem	ROM/SARAM	DARAM	External
	SARAM/ DROM	DARAM	3, 4†	3, 4†	3+2p, 4+2p [†]
		SARAM/ DROM	3, 4†, 5¶	3, 4†, 5¶	3+2p, 4+2p†, 5+2p¶
		External	3+d, 4+d†	3+d, 4+d†	3+d+2p, 4+d+2p†
	External	DARAM	3+d	3+d	3+2p
		SARAM/ DROM	3+d, 4+d§	3+d, 4+d§	3+2p, 4+d+2p§
		External	4+2d	4+2d	4+2d+2p
External	DARAM	DARAM	3+pd	3+pd	3+pd+2p
		SARAM/ DROM	3+pd	3+pd	3+pd+2p
		External	4+pd+d	4+pd+d	4+pd+d+2p
	SARAM/ DROM	DARAM	3+pd	3+pd	3+pd+2p
		SARAM/ DROM	3+pd, 4+pd‡	3+pd, 4+pd‡	3+pd+2p, 4+pd+2p‡
		External	4+pd+d	4+pd+d	4+pd+d+2p
	External	DARAM	4+pd+d	4+pd+d	4+pd+d+2p
		SARAM/ DROM	4+pd+d	4+pd+d	4+pd+d+2p
		External	5+pd+2d	5+pd+2d	5+pd+2d +2p

[†] Xmem and pmad in same memory block ‡ Xmem and Ymem in same memory block § Ymem and pmad in same memory block ¶ Xmem, Ymem, and pmad in same memory block

Cycles for a Repeat Execution

Ope	erand			Program	
pmad	Xmem	Ymem	ROM/ SARAM	DARAM	External
DARAM	DARAM	DARAM	n+2, 2n+2†	n+2, 2n+2†	n+2+2p, 2n+2+2p†
		SARAM/ DROM	n+2, 2n+2†	n+2, 2n+2†	n+2+2p, 2n+2+2p†
		External	n+2+nd, 2n+2+nd†	n+2+nd, 2n+2+nd†	n+2+nd+2p, 2n+2+nd +2p†
	SARAM/ DROM	DARAM	n+2	n+2	n+2+2p
		SARAM/ DROM	n+2, 2n+2‡	n+2, 2n+2‡	n+2+2p, 2n+2+2p‡
		External	n+2+nd	n+2+nd	n+2+nd+2p
	External	DARAM	n+2+nd	n+2+nd	n+2+nd+2p
		SARAM/ DROM	n+2+nd	n+2+nd	n+2+nd+2p
		External	2n+2+2nd	2n+2+2nd	2n+2+2nd +2p
SARAM/ DROM	DARAM	DARAM	n+2	n+2	n+2+2p
		SARAM/ DROM	n+2, 2n+2§	n+2, 2n+2§	n+2+2p, 2n+2+2p§
		External	n+2+nd	n+2+nd	n+2+nd+2p

[†] Xmem and pmad in same memory block ‡ Xmem and Ymem in same memory block § Ymem and pmad in same memory block ¶ Xmem, Ymem, and pmad in same memory block

Cycles for a Repeat Execution (Continued)

Оре	erand			Program	
pmad	Xmem	Ymem	ROM/ SARAM	DARAM	External
	SARAM/ DROM	DARAM	n+2, 2n+2†	n+2, 2n+2†	n+2+2p, 2n+2+2p†
		SARAM/ DROM	n+2, 2n+2†, 3n+2¶	n+2, 2n+2†, 3n+2¶	n+2+2p, 2n+2+2p†, 3n+2+2p¶
		External	n+2+nd, 2n+2+nd†	n+2+nd, 2n+2+nd†	n+2+nd+2p, 2n+2+nd +2p†
	External	DARAM	n+2+nd	n+2+nd	n+2+nd
		SARAM/ DROM	n+2+nd, 2n+2+nd§	n+2+nd, 2n+2+nd§	n+2+nd+2p, 2n+2+nd +2p§
		External	2n+2+2nd	2n+2+2nd	2n+2+2nd +2p
External	DARAM	DARAM	n+2+npd	n+2+npd	n+2+npd+2p
		SARAM/ DROM	n+2+npd	n+2+npd	n+2+npd+2p
		External	2n+2+npd+nd	2n+2+npd+nd	2n+2+npd +nd+2p
	SARAM/ DROM	DARAM	n+2+npd	n+2+npd	n+2+npd+2p
		SARAM/ DROM	n+2+npd, 2n+2+npd [‡]	n+2+npd, 2n+2+npd‡	n+2+npd+2p, 2n+2+npd +2p‡
		External	2n+2+npd+nd	2n+2+npd+nd	2n+2+npd +nd+2p

[†]Xmem and pmad in same memory block ‡Xmem and Ymem in same memory block §Ymem and pmad in same memory block ¶Xmem, Ymem, and pmad in same memory block

Cycles for a Repeat Execution (Continued)

Operand			Program		
pmad	Xmem	Ymem	ROM/ SARAM	DARAM	External
	External	DARAM	2n+2+npd+nd	2n+2+npd+nd	2n+2+npd +nd+2p
		SARAM/ DROM	2n+2+npd+nd	2n+2+npd+nd	2n+2+npd +nd+2p
		External	3n+2+npd+2nd	3n+2+npd+2nd	3n+2+npd +2nd+2p

[†] Xmem and pmad in same memory block ‡ Xmem and Ymem in same memory block § Ymem and pmad in same memory block ¶ Xmem, Ymem, and pmad in same memory block

Class 9A

1 word, 1 cycle. Single long-word data-memory (Lmem) read operand.

Mnemonics

DADD DADST DLD DRSUB DSADT DSUB DSUBT

Cycles

Cycles for a Single Execution

Operand		Program	
Lmem	ROM/SARAM	DARAM	External
DARAM	1	1, 2†	1+p
SARAM	1, 2†	1	1+p
DROM	1, 2†	1	1+p
External	2+2d	2+2d	3+2d+p

[†] Operand and code in same memory block

Operand		Program	
Lmem	ROM/SARAM	DARAM	External
DARAM	n	n, n+1†	n+p
SARAM	n, n+1†	n	n+p
DROM	n, n+1†	n	n+p
External	2n+2nd	2n+2nd	1+2n+2nd+p

[†] Operand and code in same memory block

Class 9B

2 words, 2 cycles. Single long-word data-memory (Lmem) read operand using long-offset indirect addressing.

Mnemonics

DADD DADST DLD DRSUB

DSADT DSUB

DSUBT

Cycles

Operand		Program	
Lmem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 3†	2	2+2p
DROM	2, 3†	2	2+2p
External	3+2d	3+2d	4+2d+2p

[†] Operand and code in same memory block

Class 10A

1 word, 1 cycle. Single data-memory (Smem or Xmem) write operand or an MMR write operand.

Mnemonics

CMPS

ST

STH STL STLM

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	1	1	1+p
SARAM	1, 2†	1	1+p
External	1	1	4+d+p
MMR◊	1	1	1+p

[†]Operand and code in same memory block

Operand	Program			
Smem	ROM/SARAM	DARAM	External	
DARAM	n	n	n+p	
SARAM	n, n+1†	n	n+p	
External	2n-1+(n-1)d	2n-1+(n-1)d	2n+2+nd+p	
MMR [◊]	n	n	n+p	

[†]Operand and code in same memory block

[♦] Add n cycles for peripheral memory-mapped access.

[♦] Add n cycles for peripheral memory-mapped access.

Class 10B

2 words, 2 cycles. Single data-memory (Smem or Xmem) write operand using longoffset indirect addressing.

Mnemonics

CMPS

ST

STH

STL

Cycles

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2	2+2p
SARAM	2, 3†	2	2+2p
External	2	2	5+d+2p
MMR [◊]	2	2	2+2p

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

Class 11A

2 words, 2 cycles. Single data-memory (Smem) write operand.

Mnemonics

STH

STL

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2	2+2p
SARAM	2, 3†	2	2+2p
External	2	2	5+d+2p
MMR [◊]	2	2	2+2p

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	n+1	n+1	n+1+2p
SARAM	n+1, n+2†	n+1	n+1+2p
External	2n+(n-1)d	2n+(n-1)d	2n+3+nd+2p
MMR [◊]	n+1	n+1	n+1+2p

[†] Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

[♦] Add n cycles for peripheral memory-mapped access.

Class 11B

3 words, 3 cycles. Single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

STH

STL

Cycles

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	3	3	3+3p
SARAM	3, 4†	3	3+3p
External	3	3	6+d+3p
MMR [◊]	3	3	3+3p

[†] Operand and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Class 12A

2 words, 2 cycles. Single data-memory (Smem) write operand or MMR write operand.

Mnemonics

ST

STM

Cycles

Cycles for a Single Execution

Operand	<u> </u>	Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2	2+2p
SARAM	2, 3†	2	2+2p
External	2	2	5+d+2p
MMR [◊]	2	2	2+2p

Operand Smem		Program	
	ROM/SARAM	DARAM	External
DARAM	2n	2n	2n+2p
SARAM	2n, 2n+1†	2n	2n+2p
External	2n+(n-1)d	2n+(n-1)d	2n+3+nd+p
MMR [◊]	2n	2n	2n+2p

[†] Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

 $^{^{\}lozenge}$ Add n cycles for peripheral memory-mapped access.

Class 12B

3 words, 3 cycles. Single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

ST

Cycles

Operand Smem		Program	
	ROM/SARAM	DARAM	External
DARAM	3	3	3+3p
SARAM	3, 4†	3	3+3p
External	3	3	6+d+3p
MMR ⁰	3	3	3+3p

[†] Operand and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Class 13A

1 word, 2 cycles. Single long-word data-memory (Lmem) write operand.

Mnemonics

DST

Cycles

Cycles for a Single Execution

Operand Lmem	<u> </u>	Program	
	ROM/SARAM	DARAM	External
DARAM	2	2	2+p
SARAM	2, 4†	2	2+p
External	3+d	3+d	8+2d+p
MMR [◊]	2	2	2+p

Operand Lmem	Program			
	ROM/SARAM	DARAM	External	
DARAM	2n	2n	2n+p	
SARAM	2n, 2n+2†	2n	2n+p	
External	4n-1+(2n-1)d	4n–1+(2n–1)d	4n+4+2nd+p	
MMR◊	2n	2n	2n+p	

[†] Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

[♦] Add n cycles for peripheral memory-mapped access.

Class 13B

2 words, 3 cycles. Single long-word data-memory (Lmem) write operand using longoffset indirect addressing.

Mnemonics

DST

Cycles

Cycles for a Single Execution With Long-Offset Modifier

Operand		Program	
Lmem	ROM/SARAM	DARAM	External
DARAM	3	3	3+2p
SARAM	3, 5†	3	3+2p
External	4+d	4+d	9+2d+2p
MMR◊	3	3	3+2p

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

1 word, 1 cycle. Dual data-memory (Xmem and Ymem) read and write operands. Class 14

MVDD

STIJLD

ST||MAS[R]

STIJSUB

STIJADD

ST||MAC[R]

STIJMPY

Cycles

Ор	erand		Program	
Xmem	Ymem	ROM/SARAM	DARAM	External
DARAM	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1, 2†	1+p
	External	1	1, 2†	4+d+p
SARAM	DARAM	1, 2†	1	1+p
	SARAM	1, 2†, 3‡	1	1+p
	External	1, 2†	1	4+d+p
DROM	DARAM	1, 2 [†]	1	1+p
	SARAM	1, 2†	1	1+p
	External	1, 2†	1	4+d+p
External	DARAM	1+d	1+d	2+d+p
	SARAM	1+d, 2+d†	1+d	2+d+p
	External	1+d	1+d	5+2d+p
MMR◊	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1	1+p
	External	1	1	4+d+p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Operand		Program		
Xmem	Ymem	ROM/SARAM	DARAM	External
DARAM	DARAM	n	n, n+1†	n+p
	SARAM	n, n+1†	n, n+1†	n+p
	External	2n-1+(n-1)d	2n-1+(n-1)d, 2n+(n-1)d [†]	2n+2+nd+p
SARAM	DARAM	n, n+1 [†]	n	n+p
	SARAM	n, n+1 [†] , 2n [#] , 2n+1 [‡]	n, 2n#	n+p, 2n+p#
	External	2n-1+(n-1)d, 2n+(n-1)d†	2n-1+(n-1)d, 2n+(n-1)d†	2n+2+nd+p
DROM	DARAM	n, n+1†	n, n+1†	n+p
	SARAM	n, n+1†	n '	n+p
	External	2n-1+(n-1)d, 2n+(n-1)d†	2n-1+(n-1)d	2n+2+nd+p
External	DARAM	n+nd	n+nd	n+1+nd+p
	SARAM	n+nd, n+1+nd†	n+nd	n+1+nd+p
	External	4n-3+(2n-1)d	4n-3+(2n-1)d	4n+1+2nd+p
MMR [◊]	DARAM	n	n, 2n†	n+p
	SARAM	n, n+1 [†]	n	n+p
	External	2n-1+(n-1)d	2n-1+(n-1)d	2n+2+nd+p

[†] Operand and code in same memory block ‡Two operands and code in same memory block

[#]Two operands in same memory block

Add n cycles for peripheral memorymapped access.

Class 15

1 word, 1 cycle. Single data-memory (Xmem) write operand.

Mnemonics

SACCD

SRCCD

STRCD

Cycles

Cycles for a Single Execution

Operand		Program	
Xmem	ROM/SARAM	DARAM	External
DARAM	1	1	1+p
SARAM	1, 2†	1	1+p
External	1	1	4+d+p
MMR◊	1	1	1+p

Cycles for a Repeat Execution

Operand		Program	
Xmem	ROM/SARAM	DARAM	External
DARAM	n	n	n+p
SARAM	n, n+1†	n	n+p
External	2n-1+(n-1)d	2n–1+(n–1)d	2n+2+nd+p
MMR [◊]	n	n	n+p

[†]Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

Add n cycles for peripheral memory-mapped access.

1 word, 1 cycle. Single data-memory (Smem) read operand or MMR read operand, Class 16A and a stack-memory write operand.

PSHD

PSHM

Cycles

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1, 2†	1+p
	External	1	1, 2†	4+d+p
SARAM	DARAM	1, 2†	1	1+p
	SARAM	1, 2†, 3‡	1	1+p
	External	1, 2†	1	4+d+p
DROM	DARAM	1, 2†	1	1+p
	SARAM	1, 2†	1	1+p
	External	1, 2†	1	4+d+p
External	DARAM	1+d	1+d	2+d+p
	SARAM	1+d, 2+d†	1+d	2+d+p
	External	1 +d	1+d	5+2d+p
MMR [◊]	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1	1+p
	External	1	1	4+d+p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block \$\delta\$ Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	n	n, n+1†	n+p
	SARAM	n, n+1†	n, n+1†	n+p
	External	2n-1+(n1)d	2n-1+(n-1)d, 2n+(n-1)d†	2n+2+nd+p
SARAM	DARAM	n, n+1†	n	n+p
	SARAM	n, n+1 [†] , 2n [#] , 2n+1 [‡]	n, 2n#	n+p, 2n+p#
	External	2n-1+(n-1)d, 2n+(n-1)d [†]	2n-1+(n-1)d, 2n+(n-1)d†	2n+2+nd+p
DROM	DARAM	n, n+1 [†]	n, n+1†	n+p
	SARAM	n, n+1 [†]	n	n+p
	External	2n-1+(n-1)d, 2n+(n-1)d†	2n-1+(n-1)d	2n+2+nd+p
External	DARAM	n+nd	n+nd	n+1+nd+p
	SARAM	n+nd, n+1+nd†	n+nd	n+1+nd+p
	External	4n-3+(2n-1)d	4n-3+(2n-1)d	4n+1+2nd+p
MMR [◊]	DARAM	n	n, 2n†	n+p
	SARAM	n, n+1†	n	n+p
	External	2n-1+(n-1)d	2n1+(n1)d	2n+2+nd+p

[†] Operand and code in same memory block

[‡] Two operands and code in same memory block

[#]Two operands in same memory block Add n cycles for peripheral memory-mapped access.

Class 16B

2 words, 2 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and a stack-memory write operand.

Mnemonics

PSHD

Cycles

Cycles for a Single Execution With Long-Offset Modifier

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	2	2, 3†	2+2p
	SARAM	2, 3†	2, 3†	2+2p
	External	2	2, 3†	5+d+2p
SARAM	DARAM	2, 3†	2	2+2p
	SARAM	2, 3†, 4‡	2	2+2p
	External	2, 3†	2	5+d+2p
DROM	DARAM	2, 3†	2	2+2p
	SARAM	2, 3†	2	2+2p
	External	2, 3†	2	5+d+2p
External	DARAM	2+d	2+d	3+d+2p
	SARAM	2+d, 3+d†	2+d	3+d+2p
	External	2+d	2+d	6+2d+2p
MMR [◊]	DARAM	2	2, 3†	2+2p
	SARAM	2, 3†	2	2+2p
	External	2	2	5+d+2p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block Add one cycle for peripheral memory-mapped access.

1 word, 1 cycle. Single data-memory (Smem) write operand or MMR write operand, Class 17A and a stack-memory read operand.

POPD

POPM

Cycles

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	1	1, 2†	1+p
	SARAM	1, 2†	1	1+p
	DROM	1, 2†	1	1+p
	External	1+d	1+d	2+d + p
	MMR◊	1	1, 2†	1+p
SARAM	DARAM	1, 2†	1, 2†	1+p
	SARAM	1, 2†, 3‡	1	1+p
	DROM	1, 2†	1	1+p
	External	1+d, 2+d†	1+d	2+d+p
	MMR [◊]	1, 2†	1	1+p
External	DARAM	1	1, 2†	4+d+p
	SARAM	1, 2†	1	4+d+p
	DROM	1, 2†	1	4+d+p
	External	1+d	1+d	5+2d+p
	MMR [◊]	1	1	4+d+p

[†]Operand and code in same memory block

[‡] Two operands and code in same memory block Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	n	n, n+1†	n+p
	SARAM	n, n+1†	n	n+p
	DROM	n, n+1†	n, n+1†	n+p
	External	n+nd	n+nd	n+1+nd+p
	MMR [◊]	n	n, 2n†	n+p
SARAM	DARAM	n, n+1†	n, n+1†	n+p
	SARAM	n, n+1 [†] , 2n 2n+1 [‡]	n, 2n	n+p, 2n+p
	DROM	n, n+1†	n	n+p
	External	n+nd, n+1+nd†	n+nd	n+1+nd+p
	MMR [◊]	n, n+1†	n	n+p
External	DARAM	2n–1+(n–1)d	2n-1+(n-1)d, 2n+(n-1)d†	2n+2+nd+p
	SARAM	2n-1+(n-1)d, 2n+(n-1)d [†]	2n-1+(n-1)d, 2n+(n-1)d†	2n+2+nd+p
	DROM	2n-1+(n-1)d, 2n+(n-1)d†	2n-1+(n-1)d	2n+2+nd+p
	External	4n-3+((2n-1)d	4n-3+(2n-1)d	4n+1+2nd+p
	MMR◊	2n-1+(n-1)d	2n1+(n1)d	2n+2+nd+p

[†] Operand and code in same memory block
‡ Two operands and code in same memory block
Add one cycle for peripheral memory-mapped access.

2 words, 2 cycles. Single data-memory (Smem) write operand using long-offset indi-Class 17B rect addressing, and a stack-memory read operand.

POPD

Cycles

Ор	erand		Program	
Smem	Stack	ROM/SARAM	DARAM	External
DARAM	DARAM	2	2, 3†	2+2p
	SARAM	2, 3†	2	2+2p
	DROM	2, 3†	2	2+2p
	External	2+d	2+d	3+d+2p
	MMR [◊]	2	2, 3†	2+2p
SARAM	DARAM	2, 3†	2, 3†	2+2p
	SARAM	2, 3†, 4‡	2	2+2p
	DROM	2, 3†	2	2+2p
	External	2+d, 3+d†	2+d	3+d+2p
	MMR [◊]	2, 3†	2	2+2p
External	DARAM	2	2, 3†	5+d+2p
	SARAM	2, 3†	2	5+d+2p
	DROM	2, 3†	2	5+d+2p
	External	2+d	2+d	6+2d+2p
	MMR [◊]	2	2	5+d+2p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block

Add one cycle for peripheral memory-mapped access.

Class 18A

2 words, 2 cycles. Single data-memory (Smem) read and write operand.

Mnemonics

ADDM

ANDM

ORM

XORM

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 4†	2	2+2p
External	2+d	2+d	6+2d+2p
MMR [◊]	2	2	2+2p

Class 18B

3 words, 3 cycles. Single data-memory (Smem) read and write operand using longoffset indirect addressing.

Mnemonics

ADDM

ANDM

ORM

XORM

Cycles

Operand	Program		
Smem	ROM/SARAM	DARAM	External
DARAM	3	3, 4†	3+3p
SARAM	3, 5†	3	3+3p
External	3+d	3+d	7+2d+3p
MMR [◊]	3	3	3+3p

[†]Operand and code in same memory block

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

[♦] Add one cycle for peripheral memory-mapped access.

Class 19A 2 words, 2 cycles. Single data-memory (Smem) read operand or MMR read operand, and single data-memory (dmad) write operand; or single data-memory (dmad) read operand, and single data-memory (Smem) write operand or MMR write operand.

MVDK

MVDM

MVKD

MVMD

Cycles

Operand			Program	· · · · · · · · · · · · · · · · · · ·
Smem	dmad	ROM/SARAM	DARAM	External
DARAM	DARAM	2	2, 3†	2+2p
	SARAM	2, 3†	2, 3†	2+2p
	External	2	2, 3†	5+d+2p
	MMR [◊]	2	2	2+2p
SARAM	DARAM	2, 3†	2	2+2p
	SARAM	2, 3†, 4‡	2	2+2p
	External	2, 3†	2	5+d+2p
	MMR [◊]	2, 3†	2	2+2p
DROM	DARAM	2, 3‡	2	2+2p
	SARAM	2, 3†	2	2+2p
	External	2, 3†	2	5+d+2p
	MMR [◊]	2, 3†	2	2+2p
External	DARAM	2+d	2+d	3+d+2p
	SARAM	2+d, 3+d†	2+d	3+d+2p
	External	2+d	2+d	6+2d+p
	MMR [¢]	2+d	2+d	3+d+2p
MMR [◊]	DARAM	2	2, 3†	2+2p
	SARAM	2, 3†	2	2+2p
	External	2	2	5+d+2p
	MMR [◊]	2	2	2+2p

[†]Operand and code in same memory block

[‡] Two operands and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Оре	erand		Program	
Smem	dmad	ROM/SARAM	DARAM	External
DARAM	DARAM	n+1	n+1, n+2†	n+1+2p
	SARAM	n+1, n+2†	n+1, n+2†	n+1+2p
	External	2n+(n–1)d	2n+(n-1)d, 2n+1+(n-1)d [†]	2n+3+nd+2p
	MMR [◊]	n+1	n+1	n+1+2p
SARAM	DARAM	n+1, n+2†	n+1	n+1+2p
	SARAM	2n, 2n+1 [†] , 2n+2 [‡]	2n	2n+2p
	External	2n+(n-1)d, 2n+1+(n-1)d [†]	2n+(n-1)d	2n+3+nd+2p
	MMR [◊]	n+1, n+2†	n+1	n+1+2p
DROM	DARAM	n+1, n+2†	n+1	n+1+2p
	SARAM	n+1, n+2†	n+1	n+1+2p
	External	2n+(n-1)d, 2n+1+(n-1)d†	2n+(n-1)d	2n+3+nd+2p
	MMR [◊]	n+1, n+2†	n+1	n+1+2p
External	DARAM	n+1+nd	n+1+nd	n+1+nd+2p
	SARAM	n+1+nd, n+2nd†	n+1+nd	n+1+nd+2p
	External	4n-2+(2n-1)d	4n-2+(2n-1)d	4n+2+2nd+2p
	MMR [◊]	n+1+nd	n+1+nd	n+1+nd+2p
MMR [◊]	DARAM	n+1	n+1	n+1+2p
	SARAM	n+1, n+2†	n+1	n+1+2p
	External	2n+(n-1)d	2n+(n-1)d	2n+3+nd+2p
	MMR [◊]	n+1	n+1	n+1+2p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block \$\displaystyle{\text{Add n cycles for peripheral memory-mapped access.}}\$

Class 19B

2 words, 2 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single data-memory (dmad) write operand, or single data-memory (dmad) read operand and single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

MVDK

MVKD

Cycles

Оре	erand		Progran	1
Smem	dmad	ROM/SARAM	DARAM	External
DARAM	DARAM	3	3, 4†	3+3p
	SARAM	3, 4†	3, 4†	3+3p
	External	3	3, 4†	6+d+3p
	MMR [◊]	3	3	3+3p
SARAM	DARAM	3, 4†	3	3+3p
	SARAM	3, 4†, 5‡	3	3+3p
	External	3, 4†	3	6+d+3p
	MMR [◊]	3, 4†	3	3+3p
DROM	DARAM	3, 4‡	3	3+3p
	SARAM	3, 4†	3	3+3p
	External	3, 4†	3	6+d+3p
	MMR [◊]	3, 4†	3	3+3p
External	DARAM	3+d	3+d	4+d+3p
	SARAM	3+d, 4+d†	3+d	4+d+3p
٠	External	3+d	3+d	7+2d+2p
	MMR [◊]	3+d	3+d	4+d+3p

[†]Operand and code in same memory block

[‡]Two operands and code in same memory block

Add one cycle for peripheral memory-mapped access.

Cycles for a Single Execution With Long-Offset Modifier (Continued)

Operand			Program	n
Smem	dmad	ROM/SARAM	DARAM	External
MMR [◊]	DARAM	3	3, 4†	3+3p
	SARAM	3, 4†	3	3+3p
	External	3	3	6+d+3p
	MMR [◊]	3	3	3+3p

[†] Operand and code in same memory block ‡ Two operands and code in same memory block ♦ Add one cycle for peripheral memory-mapped access.

Class 20A 2 words, 4 cycles. Single data-memory (Smem) read operand and single programmemory (pmad) write operand.

MVDP

Cycles

Оре	erand		Program	
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	4	4	4+2p
	SARAM	4	4	4+2p
	External	4	4	6+pd+2p
SARAM	DARAM	4, 5t	4	4+2p
	SARAM	4	4	4+2p
	External	4	4	6+pd+2p
DROM	DARAM	4, 5†	4	4+2p
	SARAM	4	4	4+2p
	External	4	4	6+pd+2p
External	DARAM	4+d	4+d	4+d+2p
	SARAM	4+d	4+d	4+d+2p
	External	4+d+pd	4+d+pd	6+d+pd+2p
MMR [◊]	DARAM	4	4	4+2p
	SARAM	4	4	4+2p
	External	4	4	6+pd+2p

[†]Operand and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Оре	erand	·-· · · · · · · · · · · · · · · · · · ·	Program	
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	n+3	n+3	n+3+2p
	SARAM	n+3	n+3	n+3+2p
	External	2n+2+(n-1)pd	2n+2+(n-1)pd	2n+4+npd+2p
SARAM	DARAM	n+3	n+3	n+3+2p
	SARAM	n+3, 2n+2#	n+3, 2n+2#	n+3+2p, 2n+2+2p#
	External	2n+2+(n-1)pd	2n+2+(n-1)pd	2n+4+npd+2p
DROM	DARAM	n+3	n+3	n+3+2p
	SARAM	n+3	n+3	n+3+2p
	External	2n+2+(n-1)pd	2n+2+(n-1)pd	2n+4+npd+2p
External	DARAM	n+3+npd	n+3+npd	n+3+npd+2p
	SARAM	n+3+npd	n+3+npd	n+3+npd+2p
	External	4n+nd+npd	4n+nd+npd	4n+2+nd+npd+2p
MMR [◊]	DARAM	n+3	n+3	n+3+2p
	SARAM	n+3	n+3	n+3+2p
	External	2n+2+(n-1)pd	2n+2+(n-1)pd	2n+4+npd+2p

[#]Two operands in same memory block

♦ Add n cycles for peripheral memory-mapped access.

Class 20B

3 words, 5 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single program-memory (pmad) write operand.

Mnemonics

MVDP

Cycles

Ор	erand		Program)
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	5	5	5+3p
	SARAM	5	5	5+3p
	External	5	5	7+2pd+3p
SARAM	DARAM	5, 6†	5	5+3p
	SARAM	5	5	5+3p
	External	5	5	7+2pd+3p
DROM	DARAM	5, 6†	5	5+3p
	SARAM	5	5	5+3p
	External	5	5	7+2pd+3p
External	DARAM	5+d	5+d	5+d+3p
	SARAM	5+d	5+d	5+d+3p
	External	5+d+2pd	5+d+2pd	7+d+2pd+3p
MMR [◊]	DARAM	5	5	5+3p
	SARAM	5	5	5+3p
	External	5	5	7+3pd+3p

[†] Operand and code in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Class 21A 2 words, 3 cycles. Single program-memory (pmad) read operand and single datamemory (Smem) write operand.

MVPD

Cycles

Cycles for a Single Execution

Cycles for a Single Execution				
Ор	erand		Progran	1
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	3	3	3+2p
	SARAM	3	3	3+2p
	External	3	3	6+d+2p
	MMR [◊]	3	3	3+2p
SARAM	DARAM	3	3	3+2p
	SARAM	3	3	3+2p
	External	3	3	6+d+2p
	MMR [◊]	3	3	3+2p
PROM	DARAM	3	3	3+2p
	SARAM	3	3	3+2p
	External	3	3	6+d+2p
	MMR [◊]	3	3	3+2p
External	DARAM	3+pd	3+pd	3+pd+2p
	SARAM	3+pd	3+pd	3+pd+2p
	External	3+pd	3+pd	6+d+pd+2p
	MMR [◊]	3+pd	3+pd	3+pd+2p

[♦] Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Ope	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	n+2	n+2	n+2+2p
	SARAM	n+2	n+2	n+2+2p
	External	2n+1+(n-1)d	2n+1+(n-1)d	2n+4+nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
SARAM	DARAM	n+2	n+2	n+2+2p
	SARAM	n+2, 2n+1#	n+2, 2n+1#	n+2+2p
	External	2n+1+(n-1)d	2n+1+(n-1)d	2n+4+nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
PROM	DARAM	n+2	n+2	n+2+2p
	SARAM	n+2	n+2	n+2+2p
	External	2n+1+(n-1)d	2n+1+(n-1)d	2n+4+nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
External	DARAM	n+2+npd	n+2+npd	n+2+npd+2p
	SARAM	n+2+npd	n+2+npd	n+2+npd+2p
	External	4n1+(n1)d +npd	4n–1+(n–1)d +npd	4n+2+nd+npd+2p
	MMR [◊]	n+2+npd	n+2+npd	n+2+npd+2p

[#]Two operands in same memory block
Add n cycles for peripheral memory-mapped access.

Class 21B 3 words, 4 cycles. Single program-memory (pmad) read operand and single datamemory (Smem) write operand using long-offset indirect addressing.

MVPD

Cycles

Cycles for a Single Execution With Long-Offset Modifier

Ope	erand		Progran	n
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	4	4	4+3p
	SARAM	4	4	4+3p
	External	4	4	7+d+3p
	MMR [◊]	4	4	4+3p
SARAM	DARAM	4	4	4+3p
	SARAM	4	4	4+3p
	External	4	4	7+d+3p
	MMR [◊]	4	4	4+3p
PROM	DARAM	4	4	4+3p
	SARAM	4	4	4+3p
	External	4	4	7+d+3p
	MMR◊	4	4	4+3p
External	DARAM	4+2pd	4+2pd	4+2pd+3p
	SARAM	4+2pd	4+2pd	4+2pd+3p
	External	4+2pd	4+2pd	7+d+2pd+3p
	MMR [◊]	4+2pd	4+2pd	4+2pd+3p

[♦] Add one cycle for peripheral memory-mapped access.

Class 22A 2 words, 3 cycles. Single data-memory (Smem) read operand and single programmemory (pmad) read operand.

MACP

Cycles

Operand			Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	3	3, 4†	3+2p
	SARAM	3, 4†	3	3+2p
	External	3+d	3+d	4+d+2p
	MMR [◊]	3	3	3+2p
SARAM	DARAM	3	3, 4†	3+2p
	SARAM	3, 4†	3	3+2p
	External	3+d	3+d	4+d+2p
•	MMR◊	3	3	3+2p
PROM	DARAM	3	3, 4†	3+2p
	SARAM	3, 4†	3	3+2p
	External	3+d	3+d	4+d+2p
	MMR [◊]	3	3	3+2p
External	DARAM	3+pd	3+pd, 4+pd†	3+pd+2p
	SARAM	3+pd	3+pd	4+pd+2p
	External	4+d+pd	4+d+pd	4+d+pd+2p
	MMR [◊]	3+pd	3+pd	3+pd+2p

[†]Operand and code in same memory block

Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

On	erand	les loi a Nepeat L	Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	n+2	n+2, n+3†	n+2+2p
	SARAM	n+2, n+3†	n+2	n+2+2p
	External	n+2+nd	n+2+nd	n+2+nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
SARAM	DARAM	n+2	n+2, n+3†	n+2+2p
	SARAM	n+2, n+3†, 2n+2#	n+2, 2n+2#	n+2+2p, 2n+2+2p#
	External	n+2+nd	n+2+nd	n+2+nd+2p
	MMR◊	n+2	n+2	n+2+2p
PROM	DARAM	n+2	n+2, n+3†	n+2+2p
	SARAM	n+2, n+3†	n+2	n+2+2p
	External	n+2+nd	n+2+nd	n+2+nd+2p
	MMR◊	n+2	n+2	n+2+2p
External	DARAM	n+2+npd	n+2+npd, n+3+npd†	n+2+npd+2p
	SARAM	n+2+npd	n+2+npd	n+3+npd+2p
	External	2n+2+nd+npd	2n+2+nd+npd	2n+2+nd+npd +2p
	MMR [◊]	n+2+npd	n+2+npd	n+2+npd+2p

[†]Operand and code in same memory block
#Two operands in same memory block

Add n cycles for peripheral memory-mapped access.

Class 22B 3 words, 4 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single program-memory (pmad) read operand.

MACP

Cycles

Operand			Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	4	4, 5 [†]	4+3p
	SARAM	4, 5†	4	4+3p
	External	4+d	4+d	5+d+3p
	MMR [◊]	4	4	4+3p
SARAM	DARAM	4	4, 5†	4+3p
	SARAM	4, 5†	4	4+3p
	External	4+d	4+d	5+d+3p
	MMR [◊]	4	4	4+3p
PROM	DARAM	4	4, 5†	4+3p
	SARAM	4, 5†	4	4+3p
	External	4+d	4+d	5+d+3p
	MMR [◊]	4	4	4+3p
External	DARAM	4+2pd	4+2pd, 5+2pd†	4+2pd+3p
	SARAM	4+2pd	4+2pd	5+2pd+3p
	External	5+d+2pd	5+d+2pd	5+d+2pd+3p
	MMR [◊]	4+2pd	4+2pd	4+2pd+3p

[†] Operand and code in same memory block Add one cycle for peripheral memory-mapped access.

2 words, 3 cycles. Single data-memory (Smem) read operand, single data-memory Class 23A (Smem) write operand, and single program-memory (pmad) read operand.

MACD

Cycles

On	erand	ycles for a Single L	Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	3, 4#	3, 4#	3+2p, 4+2p#
	SARAM	3, 4†	3, 4†	3+2p
	External	3+d	3+d	6+2d+2p
	MMR◊	3	3	3+2p
SARAM	DARAM	3, 4†	3	3+2p
	SARAM	3, 4#	3, 4#	3+2p, 4+2p#
	External	3+d	3+d	6+2d+2p
	MMR [◊]	3	3	3+2p
PROM	DARAM	3	3	3+2p
	SARAM	3, 4†	3	3+2p
	External	3+d	3+d	6+2d+2p
	MMR [◊]	3	3	3+2p
External	DARAM	3+pd	3+pd	3+pd+2p
	SARAM	3+pd	3+pd	3+pd+2p
	External	4+d+pd	4+d+pd	7+d+pd+2p
	MMR [◊]	3+pd	3+pd	4+pd+2p

[†]Operand and code in same memory block
#Two operands in same memory block
Other Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Ор	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	n+2, 2n+2#	n+2, 2n+2#	n+2+2p, 2n+2+2p#
	SARAM	n+2, n+3†	n+2, n+3†	n+2+2p
	External	4n+1+2nd	4n+1+2nd	4n+2+2nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
SARAM	DARAM	n+2, n+3†	n+2	n+2+2p
	SARAM	n+2, 2n+2#	n+2, 2n+2#	n+2+2p, 2n+2+2p#
	External	4n+1+2nd	4n+1+2nd	4n+2+2nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
PROM	DARAM	n+2	n+2	n+2+2p
	SARAM	n+2, n+3 [†]	n+2	n+2+2p
	External	4n+1+2nd	4n+1+2nd	4n+2+2nd+2p
	MMR [◊]	n+2	n+2	n+2+2p
External	DARAM	n+2+npd	n+2+npd, n+3+npd†	n+2+npd+2p
	SARAM	n+2+npd	n+2+npd	n+2+npd+2p
	External	5n–1+nd+npd	5n-1+nd+npd	5n+2+nd+npd +2p
	MMR [◊]	n+2+npd	n+2+npd	4n+3+npd+2p

[†]Operand and code in same memory block
#Two operands in same memory block
Add one cycle for peripheral memory-mapped access.

Class 23B

3 words, 4 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing, single data-memory (Smem) write operand using long-offset indirect addressing, and single program-memory (pmad) read operand.

Mnemonics

MACD

Cycles

Ор	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	4, 5#	4, 5#	4+3p, 5+3p#
	SARAM	4, 5†	4, 5†	4+3p
	External	4+ d	4+d	7+2d+3p
	MMR [◊]	4	4	4+3p
SARAM	DARAM	4, 5†	4	4+3p
	SARAM	4, 5#	4, 5#	4+3p, 5+3p#
	External	4+d	4+d	7+2d+3p
	MMR [◊]	4	4	4+3p
PROM	DARAM	4	4	4+3p
	SARAM	4, 5†	4	4+3p
	External	4+d	4+d	7+2d+3p
	MMR◊	4	4	4+3p
External	DARAM	4+2pd	4+2pd	4+pd+3p
	SARAM	4+2pd	4+2pd	4+2pd+3p
	External	5+d+2pd	5+d+2pd	8+d+2pd+3p
	MMR [◊]	4+2pd	4+2pd	5+2pd+3p

[†] Operand and code in same memory block

[#]Two operands in same memory block

[♦] Add one cycle for peripheral memory-mapped access.

Class 24A

1 word, 1 cycle. Single data-memory (Smem) read operand and single data-memory (Smem) write operand.

Mnemonics

DELAY

LTD

Cycles

Cycles for a Single Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	1	1, 2†	1+p
SARAM	1, 3†	1	1+p
External	1+d	1+d	5+p+2d

[†]Operand and code in same memory block

Cycles for a Repeat Execution

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	n	n, n+1 [†]	n+p
SARAM	2n-1, 2n+1†	2n-1	2n-1+p
External	4n3+(2n1)d	4n-3+(2n-1)d	4n+1+p+2nd

[†] Operand and code in same memory block

Class 24B

2 words, 2 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

DELAY

LTD

Cycles

Operand		Program	
Smem	ROM/SARAM	DARAM	External
DARAM	2	2, 3†	2+2p
SARAM	2, 4†	2	2+2p
External	2+d	2+d	6+2p+2d

[†] Operand and code in same memory block

Class 25A

 $1\ \mbox{word},\ 5\ \mbox{cycles}.$ Single program-memory (pmad) read address and single data-memory (Smem) write operand.

Mnemonics

READA

Cycles

Ope	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	8+d+p
	MMR [◊]	5	5	5+p
SARAM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	8+d+p
	MMR [◊]	5	5	5+p
PROM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	8+d+p
	MMR [◊]	5	5	5+p
External	DARAM	5+pd	5+pd	5+pd+p
	SARAM	5+pd	5+pd	5+pd+p
	External	5+pd	5+pd	8+pd+d+p
	MMR [◊]	5+pd	5+pd	5+pd+p

[♦] Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Ор	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4	n+4	n+4+p
	External	2n+3+(n-1)d	2n+3+(n-1)d	2n+6+nd+np
	MMR [◊]	n+4	n+4	n+4+p
SARAM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4, 2n+3#	n+4, 2n+3#	n+4+p, 2n+3+p#
	External	2n+3+(n-1)d	2n+3+(n-1)d	2n+6+nd+p
	MMR [◊]	n+4	n+4	n+4+p
PROM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4	n+4	n+4+p
	External	2n+3+(n-1)d	2n+3+(n-1)d	2n+6+nd+p
	MMR [◊]	n+4	n+4	n+4+p
External	DARAM	n+4+npd	n+4+npd	n+4+npd+p
	SARAM	n+4+npd	n+4+npd	n+4+npd+p
	External	4n+1+(n1)d +npd	4n+1+(n–1)d +npd	4n+4+nd+npd +p
	MMR [◊]	n+4+npd	n+4+npd	n+4+npd+p

[#]Two operands in same memory block Add n cycles for peripheral memory-mapped access.

Class 25B

2 words, 6 cycles. Single program-memory (pmad) read address and single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

READA

Cycles

Оре	erand		Program	
pmad	Smem	ROM/SARAM	DARAM	External
DARAM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	9+d+2p
	MMR [◊]	6	6	6+2p
SARAM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	9+d+2p
	MMR [◊]	6	6	6+2p
PROM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	9+d+2p
	MMR [◊]	6	6	6+2p
External	DARAM	6+2pd	6+2pd	6+2pd+2p
	SARAM	6+2pd	6+2pd	6+2pd+2p
	External	6+2pd	6+2pd	9+2pd+d+2p
	MMR [◊]	6+2pd	6+2pd	6+2pd+2p

[♦] Add one cycle for peripheral memory-mapped access.

Class 26A

1 word, 5 cycles. Single data-memory (Smem) read operand and single program-memory (pmad) write address.

Mnemonics

WRITA

Cycles

Ор	erand		Program	
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	5+pd+p
SARAM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	5+pd+p
DROM	DARAM	5	5	5+p
	SARAM	5	5	5+p
	External	5	5	5+pd+p
External	DARAM	5+pd	5+pd	5+pd+p
	SARAM	5+pd	5+pd	5+pd+p
	External	5 + d	5+d	7+d+pd+p
MMR [◊]	DARAM	5	5	5 + p
	SARAM	5	5	5+p
	External	5	5	5+pd+p

 $^{^{\}lozenge}$ Add one cycle for peripheral memory-mapped access.

Cycles for a Repeat Execution

Operand			Program	•
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4	n+4	n+4+p
	External	2n+3+(n-1)pd	2n+3+(n-1)pd	2n+3+npd+p
SARAM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4, 2n+3#	n+4, 2n+3#	n+4+p, 2n+3+p#
	External	2n+3+(n-1)pd	2n+3+(n-1)pd	2n+3+npd+p
DROM	DARAM	n+4	n+4	n+4+p
	SARAM	n+4	n+4	n+4+p
	External	2n+3+(n-1)pd	2n+3+(n-1)pd	2n+3+npd+p
External	DARAM	n+4+npd	n+4+npd	n+4+npd+p
	SARAM	n+4+npd	n+4+npd	n+4+npd+p
	External	4n+1+nd +(n-1)pd	4n+1+nd +(n–1)pd	4n+3+nd+npd +p
MMR◊	DARAM	n+4	n+4	n+4+p
	SARAM	n+4	n+4	n+4+p
	External	2n+3+(n-1)pd	2n+3+(n-1)pd	2n+3+npd+p

[#]Two operands in same memory block
◊ Add n cycles for peripheral memory-mapped access.

Class 26B

2 words, 6 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single program-memory (pmad) write address.

Mnemonics

WRITA

Cycles

Cycles for a Single Execution With Long-Offset Modifier

Ор	erand		Program	
Smem	pmad	ROM/SARAM	DARAM	External
DARAM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	6+2pd+2p
SARAM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	6+2pd+2p
DROM	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	6+2pd+2p
External	DARAM	6+2pd	6+2pd	6+2pd+2p
	SARAM	6+2pd	6+2pd	6+2pd+2p
	External	6+d	6+d	8+d+2pd+2p
MMR [◊]	DARAM	6	6	6+2p
	SARAM	6	6	6+2p
	External	6	6	6+2pd+2p

[♦] Add one cycle for peripheral memory-mapped access.

Class 27A

2 words, 2 cycles. Single I/O port read operand and single data-memory (Smem) write operand.

Mnemonics

PORTR

Cycles

Cycles for a Single Execution

Operand			Program	
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	3+io	3+io	6+2p+io
	SARAM	3+io, 4+io†	3+io	6+2p+io
	External	3+io	3+io	9+2p+d+io

[†] Operand and code in same memory block

Cycles for a Repeat Execution

Ор	erand		Program	
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	2n+1+nio	2n+1+nio	2n+4+2p+nio
	SARAM	2n+1+nio, 2n+2+nio†	2n+1+nio	2n+4+2p+nio
	External	5n–2+nio +(n–1)d	5n–2+nio +(n–1)d	5n+4+2p +nio+nd

[†] Operand and code in same memory block

Class 27B

3 words, 3 cycles. Single I/O port read operand and single data-memory (Smem) write operand using long-offset indirect addressing.

Mnemonics

PORTR

Cycles

Ор	erand	d Program		
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	4+io	4+io	7+3p+io
	SARAM	4+io, 5+io†	4+io	7+3p+io
	External	4+io	4+io	10+3p+d+io

[†] Operand and code in same memory block

Class 28A

2 words, 2 cycles. Single data-memory (Smem) read operand and single I/O port write operand.

Mnemonics

PORTW

Cycles

Cycles for a Single Execution

Ор	erand		Program	, , ,
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	2	2, 3†	6+2p+io
	SARAM	2, 3†	2	6+2p+io
	DROM	2, 3†	2	6+2p+io
	External	2+d	2+d	7+2p+d+io

[†]Operand and code in same memory block

Cycles for a Repeat Execution

Operand		Program		
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	2n+(n–1)io	2n+(n-1)io, 2n+1+(n-1)io†	2n+4+2p+nio
	SARAM	2n+(n-1)io, 2n+1+(n-1)io†	2n+(n-1)io	2n+4+2p+nio
	DROM	2n+(n-1)io, 2n+1+(n-1)io†	2n+(n-1)io	2n+4+2p+nio
	External	5n–3+nd +(n–1)io	5n-3+nd +(n-1)io	5n+2+2p+nd +nio

[†]Operand and code in same memory block

Class 28B

3 words, 3 cycles. Single data-memory (Smem) read operand using long-offset indirect addressing and single I/O port write operand.

Mnemonics

PORTW

Cycles

Cycles for a Single Execution With Long-Offset Modifier

Operand		Program		
Port	Smem	ROM/SARAM	DARAM	External
External	DARAM	3	3, 4†	7+3p+io
	SARAM	3, 4†	3	7+3p+io
	DROM	3, 4†	3	7+3p+io
	External	3+d	3+d	8+3p+d+io

[†]Operand and code in same memory block

Class 29A

2 words, 4 cycles, 2 cycles (delayed), 2 cycles (false condition). Single program-memory (pmad) operand.

Mnemonics

B[D]

BANZ[D]

FB[D]

RPTB[D]

Cycles

Cycles for a Single Execution

Program					
ROM/SARAM	DARAM	External			
4	4	4+4p			

Cycles for a Single Delayed Execution

Program					
ROM/SARAM	DARAM	External			
2	2	2+2p			

Class 29B

2 words, 4 cycles, 2 cycles (delayed). Single program-memory (pmad) operand.

Mnemonics

CALL[D]

FCALL[D]

Cycles

Operand	Program			
Stack	ROM/SARAM	DARAM	External	
DARAM	4	4	4+4p	

Cycles for a Single Execution

DARAM	4	4	4+4p
SARAM	4,5†	4	4+4p
External	4	4	7+4p+d

[†] Operand and code in same memory block

Operand		Program	
Stack	ROM/SARAM	DARAM	External
DARAM	2	2	2+2p
SARAM	2, 3†	2	2+2p
External	2	2	5+2p+d

[†] Operand and code in same memory block

Class 30A

1 word, 6 cycles, 4 cycles (delayed). Single register operand.

Mnemonics

BACC[D]

FBACC[D]

Cycles

Cycles for a Single Execution

Program					
ROM/SARAM	DARAM	External			
6	6	6+3p			

Cycles for a Single Delayed Execution

Program				
ROM/SARAM	DARAM	External		
4	4	4+p		

Class 30B

1 word, 6 cycles, 4 cycles (delayed). Single register operand.

Mnemonics

CALA[D]

FCALA[D]

Cycles

Cycles for a Single Execution

	Program			
Stack	ROM/SARAM	DARAM	External	
DARAM	6	6	6+3p	
SARAM	6	6	6+3p	
External	6	6	7+3p+d	

Stack	ROM/SARAM DARAM		External
DARAM	4	4	4+p
SARAM	4	4	4+p
External	4	4	5+p+d

Class 31A

 $2\ \text{words},\ 5\ \text{cycles},\ 3\ \text{cycles}$ (delayed). Single program-memory (pmad) operand and short-immediate operands.

Mnemonics

BC[D]

Cycles

Cycles for a Single Execution

	Program			
Condition	ROM/SARAM	DARAM	External	
True	5	5	5+4p	
False	3	3	3+2p	

	Program			
Condition	ROM/SARAM	DARAM	External	
True	3	3	3+2p	
False	3	3	3+2p	

Class 31B 2 words, 5 cycles, 3 cycles (delayed), 3 cycles (false condition). Single programmemory (pmad) operand and short-immediate operands.

Mnemonics

CC[D]

Cycles

Cycles for a Single True Condition Execution

Operand	Program								
Stack	ROM/SARAM	DARAM	External						
DARAM	5	5	5+4p						
SARAM	5, 6†	5	5+4p						
External	5	5	8+4p+d						

[†] Operand and code in same memory block

Cycles for a Single False Condition Execution

Operand	Program									
Stack	ROM/SARAM	DARAM	External							
DARAM	3	3	3+2p							
SARAM	3, 4†	3	3+2p							
External	3	3	6+2p+d							

[†] Operand and code in same memory block

Operand	Program									
Stack	ROM/SARAM	DARAM	External							
DARAM	3	3	3+2p							
SARAM	3, 4†	3	3+2p							
External	3	3	6+2p+d							

[†] Operand and code in same memory block

Class 32

 $1\ \text{word},\ 5\ \text{cycles},\ 3\ \text{cycles}$ (delayed), $3\ \text{cycles}$ (false condition). No operand, or short-immediate operands.

Mnemonics

RC[D]

RET[D]

RETE[D]

Cycles

Cycle Timings for a Single Execution

Operand	Program									
Stack	ROM/SARAM	DARAM	External							
DARAM	5	5, 6†	5+3p							
SARAM	5, 6†	5	5+3p							
External	5+d	5+d	6+d+3p							

[†] Operand and code in same memory block

Operand	Program								
Stack	ROM/SARAM	DARAM	External						
DARAM	3	3, 4†	3+p						
SARAM	3, 4†	3	3+p						
External	3+d	3+d	4+d+p						

[†] Operand and code in same memory block

Class 33

1 word, 3 cycles, 1 cycle (delayed). No operand.

Mnemonics

RETF[D]

Cycles

Cycles for a Single Execution

Program									
ROM/SARAM	DARAM	External							
3	3	3+p							

Cycles for a Single Delayed Execution

Program									
ROM/SARAM	DARAM	External							
1	1	1+p							

Class 34

1 word, 6 cycles, 4 cycles (delayed). No operand.

Mnemonics

FRET[D]

FRETE[D]

Cycles

Cycles for a Single Execution

	Program									
Stack	ROM/SARAM	DARAM	External							
DARAM	6	6, 8†	6+3p							
SARAM	6, 8†	6	6+3p							
External	6+2d	6+2d	8+3p+d							

[†] Operand and code in same memory block

	Program									
Stack	ROM/SARAM	DARAM	External							
DARAM	4	4, 6†	4+p							
SARAM	4, 6†	4	4+p							
External	4+2d	4+2d	6+p+2d							

[†] Operand and code in same memory block

Class 35

1 word, 3 cycles. No operand or single short-immediate operand.

Mnemonics

INTR

RESET

TRAP

Cycles

Cycles for a Single Execution

Program									
ROM/SARAM	DARAM	External							
3	3	3+p							

Class 36

1 word, 4 cycles (minimum). Single short-immediate operand.

Mnemonics

IDLE

Cycles

The number of cycles needed to execute this instruction depends on the idle period.

Chapter 4

Assembly Language Instructions

This section provides detailed information on the instruction set for the '54x family. The '54x instruction set supports numerically intensive signal processing.

family. The '54x instruction set supports numerically intensive signal-processing operations as well as general-purpose applications, such as multiprocessing and high-speed control.

See Section 1.1, *Instruction Set Symbols and Abbreviations*, for definitions of symbols and abbreviations used in the description of assembly language instructions. See Section 1.2, *Example Description of Instruction*, for a description of the elements in an instruction. See Chapter 2 for a summary of the instruction set.

Syntax ABDST Xmem, Ymem Xmem, Ymem: Dual data-memory operands **Operands** 12 13 11 10 Opcode Х 1 0 0 0 1 1 Х Х (B) + $|(A(32-16))| \rightarrow B$ Execution $((Xmem) - (Ymem)) \ll 16 \rightarrow A$ Affected by OVM, FRCT, and SXM **Status Bits** Affects C, OVA, and OVB This instruction calculates the absolute value of the distance between two vec-Description tors, Xmem and Ymem. The absolute value of accumulator A(32-16) is added to accumulator B. The content of Ymem is subtracted from Xmem, and the result is left-shifted 16 bits and stored in accumulator A. If the fractional mode bit is logical 1 (FRCT = 1), the absolute value is multiplied by 2. Words 1 word Cycles 1 cycle Class 7 (see page 3-12) Classes Example ABDST *AR3+, *AR4+ **Before Instruction** After Instruction FF FFAB 0000 FF ABCD 0000 Α 00 0000 0000 00 0000 5433 В В AR3 0100 AR3 0101 AR4 0201 AR4 0200 FRCT **FRCT Data Memory** 0100h 0055 0100h 0055

0200h

00AA

0200h

AA00

ABS src[, dst] **Syntax** A (accumulator A) **Operands** src, dst: B (accumulator B) Opcode 1 S D 0 |(src)| → dst (or src if dst is not specified) Execution OVM affects this instruction as follows: **Status Bits** If OVM = 1, the absolute value of 80 0000 0000h is 00 7FFF FFFFh. If OVM = 0, the absolute value of 80 0000 0000h is 80 0000 0000h. Affects C and OVdst (or OVsrc, if dst = src) This instruction calculates the absolute value of src and loads the value into Description dst. If no dst is specified, the absolute value is loaded into src. If the result of the operation is equal to 0, the carry bit, C, is set. Words 1 word 1 cycle Cycles Class 1 (see page 3-3) **Classes** Example 1 ABS A, B **Before Instruction** After Instruction FF FFFF FFCB -53 FF FFFF FFCB -53 00 0000 0035 FF FFFF FC18 +53 Example 2 ABS A After Instruction **Before Instruction** 00 7FFF FFFF 03 1234 5678 OVM OVM Example 3 ABS A After Instruction **Before Instruction** 03 1234 5678 03 1234 5678

OVM

OVM [

Syntax	1: ADD Smem, src 2: ADD Smem, TS, src 3: ADD Smem, 16, src [, dst] 4: ADD Smem [, SHIFT], src [, dst] 5: ADD Xmem, SHFT, src 6: ADD Xmem, Ymem, dst 7: ADD #lk [, SHFT], src [, dst] 8: ADD #lk, 16, src [, dst] 9: ADD src [, SHIFT], [, dst] 10: ADD src, ASM [, dst]														
Operands	Smem: Single data-memory operand Xmem, Ymem: Dual data-memory operands src, dst: A (accumulator A) B (accumulator B) $-32768 \le lk \le 32767$ $-16 \le SHIFT \le 15$														
	0 ≤ SHF1	≤ 1:	5												
Opcode	1:														
	15 14	13	12	11_	10	9	8	7	6	5	4	3		1	<u> </u>
	0 0	0	0	0	0	0	S	l	Α	Α	Α	Α	Α	Α	<u> </u>
	2:														
	<u> 15 14</u>	13	12	11	10	9	88	7	6	5	4	3_	2	1	0
	0 0	0	0	0	1	0	s	1	Α	Α	Α	Α	Α	Α	Α
	3:														
		13	12	11	10	9	88	7	6	5	4	3	2	1	0
	15 14 0 0	<u>. 13</u> 1	1	1	1	_ s	D	<u>/.</u>	6 A	<u> </u>	- -	A	A	_ _	Ă
		•	•			<u> </u>		•							
	4:														
	15 14	13_		11	10	9	8	7	6_	_5_	4_	3	2		-
	0 1	1	0	1	1	1	1	<u> </u>	Α_	<u>A</u>	Α	Α	<u> </u>	<u>A</u>	<u> </u>
	0 0	0	0	1	1	S	D	0	0	0	S	Н	<u> </u>	F	Т
	5:														
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0_
	1 0	0	1	0	0	0	s	Х	Х	X	Х	s	Н	F	T
	6:														
	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 0	1	0	0	0	0	D	X	X	X	X	Y		Υ	Y
	7.													_	
	7:	40	40	44	40		c	7		-	,	2	2	4	0
	15 14	<u>13</u> 1	12 1	<u>11</u> 0	10 0	_ <u>9</u>	8 D	7	<u>6</u> 0	<u>5</u> 0	<u>4</u> 0		 H	1 F	0 T
	' '	<u>'</u>				-		onsta			<u> </u>			•	-
							J-DIL C	Jijota			· · · · ·				

8:																
	15	14	13	_12_	11	10	9	8	7_	6	5	4	3	2	_1_	0
[1	1	1	1	0	0	s	D	0	1	1	0	0	0	0	0
ſ	16-bit constant															

9: 1 1 1 0 1 S D 0 0 0 S Н

10):															
	15	14	13	12	11_	10	9_	8	7_	6	5	4_	3	2	1_	0
	1	1	1	1	0	1	S	D	1	0	0	0	0	0	0	0

Execution

- 1: $(Smem) + (src) \rightarrow src$
- 2: $(Smem) \ll (TS) + (src) \rightarrow src$
- 3: $(Smem) \ll 16 + (src) \rightarrow dst$
- 4: (Smem) [< SHIFT] + (src) \rightarrow dst
- 5: $(Xmem) \ll SHFT + (src) \rightarrow src$
- 6: ((Xmem) + (Ymem)) << 16 → dst
- 7: lk << SHFT + (src)→ dst
- 8: $lk << 16 + (src) \rightarrow dst$
- 9: $(src or [dst]) + (src) << SHIFT \rightarrow dst$
- 10: (src or [dst]) + (src) $\lt\lt$ ASM \rightarrow dst

Status Bits

Affected by SXM and OVM

Affects C and OVdst (or OVsrc, if dst = src)

For instruction syntax 3, if the result of the addition generates a carry, the carry bit, C, is set to 1; otherwise, C is not affected.

Description

This instruction adds a 16-bit value to the content of the selected accumulator or to a 16-bit operand *Xmem* in dual data-memory operand addressing mode. The 16-bit value added is one of the following:

- ☐ The content of a single data-memory operand (*Smem*)☐ The content of a dual data-memory operand (*Ymem*)
- ☐ A 16-bit immediate operand (#/k)
- ☐ The shifted value in src

If dst is specified, this instruction stores the result in dst. If no dst is specified, this instruction stores the result in src. Most of the second operands can be shifted. For a left shift:

- □ Low-order bits are cleared
- ☐ High-order bits are:
 - Sign extended if SXM = 1
 - Cleared if SXM = 0

For a right shift, the high-order bits are:

- Sign extended if SXM = 1
- Cleared if SXM = 0

Notes:

The following syntaxes are assembled as a different syntax in certain cases.

- Syntax 4: If dst = src and SHIFT = 0, then the instruction opcode is assembled as syntax 1.
- Syntax 4: If dst = src, $SHIFT \le 15$ and Smem indirect addressing mode is included in Xmem, then the instruction opcode is assembled as syntax 5.
- Syntax 5: If SHIFT = 0, the instruction opcode is assembled as syntax 1.

Words

Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 word

Syntaxes 4, 7, and 8: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 cycle

Syntaxes 4, 7, and 8: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes	•	and 5: Class 3A (see page 3-	5)	
	•	nd 3: Class 3B (see page 3-6)		
	•	AA (see page 3-7)		
	•	4B (see page 3-8)		
	•	7 (see page 3-12)		
	•	3: Class 2 (see page 3-4)		
	Syntaxes 9 and 7	10: Class 1 (see page 3-3)		
Example 1	ADD *AR3+, 14,	A		
		Before Instruction		After Instruction
	Α	00 0000 1200	Α	00 0540 1200
	С	1	С	0
	AR3	0100	AR3	0101
	SXM	1	SXM	_1
	Data Memory			
	0100h	1500	0100	1500
Example 2	ADD A, -8, B			
		Before Instruction		After Instruction
	Α	00 0000 1200	Α	00 0000 1200
	В	00 0000 1800	В	00 0000 1812
	С	1	С	0
Example 3	ADD #4568, 8,	A. B		
Zxampio o		Before Instruction		After Instruction
	Α	00 0000 1200	Α	00 0000 1200
	В	00 0000 1800	В	00 0011 EA00
			С	00 0011 EA00
	С	1	C	0

4-8

Syntax

ADDC Smem, src

Operands

Smem:

Single data-memory operand

src:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12	11_	10	9	8_	7	6	5	4	3	_2	1	0
0															

Execution

 $(Smem) + (src) + (C) \rightarrow src$

Status Bits

Affected by OVM, C Affects C and OVsrc

Description

This instruction adds the 16-bit single data-memory operand Smem and the value of the carry bit (C) to src. This instruction stores the result in src. Sign extension is suppressed regardless of the value of the SXM bit.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Class 3A (see page 3-5) Class 3B (see page 3-6)

Example

ADDC *+AR2(5), A

	Before Instruction		After Instruction
Α	00 0000 0013	Α (00 0000 0018
С	1	c	0
AR2	0100	AR2	0105

Data Memory

0105h 0004

0004 0105h

Syntax	ADDM #lk, Smem
Operands	Smem: Single data-memory operand -32 768 ≤ lk ≤ 32 767
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 1 0 1 1 I A A A A A A A 16-bit constant
Execution	#lk + (Smem) → Smem
Status Bits	Affected by OVM and SXM Affects C and OVA
Description	This instruction adds the 16-bit single data-memory operand <i>Smem</i> to the 16-bit immediate memory value <i>lk</i> and stores the result in <i>Smem</i> .
	Note: This instruction is not repeatable.
Words	2 words
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	2 cycles
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 18A (see page 3-39) Class 18B (see page 3-39)
Example 1	ADDM 0123Bh, *AR4+ Before Instruction After Instruction AR4
Example 2	ADDM 0FFF8h, *AR4+ Before Instruction
	Data Memory 0100h 8007 0100h 8000

Syntax ADDS Smem, src Single data-memory operands **Operands** Smem: A (accumulator A) src: B (accumulator B) 12 Opcode 11 10 9 S ŧ Α 0 0 0 0 0 0 Α Α Α Α Α uns(Smem) + (src) → src **Execution** Affected by OVM **Status Bits** Affects C and OVsrc Description This instruction adds the 16-bit single data-memory operand Smem to src and stores the result in src. Sign extension is suppressed regardless of the value of the SXM bit. Words 1 word Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. 1 cycle Cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 3A (see page 3-5) Classes Class 3B (see page 3-6) Example ADDS *AR2-, B **After Instruction Before Instruction** В 00 0000 0003 00 0000 F009 С С AR2 OOFF AR2 0100 **Data Memory**

0104h

F006

0104h

F006

Syntax 1: AND Smem, src 2: AND #lk [, SHFT], src [, dst] 3: **AND** #/k, 16, src [, dst] 4: AND src[, SHIFT], [, dst] Single data-memory operand **Operands** Smem: src: A (accumulator A) B (accumulator B) -16 ≤ SHIFT ≤ 15 $0 \le SHFT \le 15$ $0 \le lk \le 65535$ Opcode 1: 0 1 1 0 0 S 2: 15 11 10 0 s Н F Т s D 1 1 0 0 16-bit constant 3: 1 0 s D 0 0 1 1 16-bit constant 4: 15 14 13 11 10 Т 1 0 0 S D 1 0 0 s Н 1 1 1 **Execution** 1: (Smem) AND (src) → src 2: lk << SHFT AND (src)→ dst 3: lk << 16 AND (src)→ dst 4: (dst) AND (src) << SHIFT → dst **Status Bits** None Description This instruction ANDs the following to src: ☐ A 16-bit operand Smem ☐ A 16-bit immediate operand *lk* ☐ The source or destination accumulator (src or dst)

If a shift is specified, this instruction left-shifts the operand before the AND. For a left shift, the low-order bits are cleared and the high-order bits are not sign extended. For a right shift, the high-order bits are not sign extended.

Words

Syntaxes 1 and 4: 1 word

Syntaxes 2 and 3: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing

with an Smem.

Cycles

Syntaxes 1 and 4: 1 cycle

Syntaxes 2 and 3: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Syntax 1: Class 3A (see page 3-5)

Syntax 1: Class 3B (see page 3-6)

Syntaxes 2 and 3: Class 2 (see page 3-4)

Syntax 4: Class 1 (see page 3-3)

Example 1

AND *AR3+, A

	Before Instruction	After Instruction
Α	00 00FF 1200	A 00 0000 1000
AR3	0100	AR3 0101

Data Memory

0100h 1500 0100h 1500

Example 2

AND A, 3, B

	Before Instruction	After Instruction
Α	00 0000 1200	A 00 0000 1200
В	00 0000 1800	B 00 0000 1000

Syntax	ANDM #/k, Smem												
Operands	Smem: Single data-memory operand $0 \le lk \le 65535$												
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 1 0 0 0 I A A A A A A 16-bit constant												
Execution	lk AND (Smem) → Smem												
Status Bits	None												
Description	This instruction ANDs the 16-bit single data-memory operand <i>Smem</i> with a 16-bit long constant <i>lk</i> . The result is stored in the data-memory location specified by <i>Smem</i> . Note: This instruction is not repeatable.												
Words	2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.												
Cycles	2 cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.												
Classes	Class 18A (see page 3-39) Class 18B (see page 3-39)												
Example 1	ANDM #00FFh, *AR4+ Before Instruction												
Example 2	ANDM #0101h, 4 Before Instruction												

B[D] pmad

Operands

 $0 \le pmad \le 65535$

Opcode

1	5	14	13	12	11	10	9	8_	7	6	5	4	3_	2	1	0
1		1	1	1	0	0	Z	0	0	1	1	1	0	0	1	1
	16-bit constant															

Execution

pmad → PC

Status Bits

None

Description

This instruction passes control to the designated program-memory address (pmad), which can be either a symbolic or numeric address. If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles

2 cycles (delayed)

Classes

Class 29A (see page 3-66)

Example 1

B 2000h

	Before Instruction		After Instruction
PC	1F45	PC	2000

Example 2

BD 1000h

ANDM 4444h, *AR1+

	Before Instruction		After Instruction
PC	1F45	PC	1000

After the operand has been ANDed with 4444h, the program continues executing from location 1000h.

BACC[D] src

Operands

A (accumulator A) src: B (accumulator B)

Opcode

15	14	13	12	11	10	9	8	7	6_	5	4_	_ 3_	2	1	0
1	1	1	1	0	1	Z	S	1	1	1	0	0	0	1	0

Execution

 $(src(15-0)) \rightarrow PC$

Status Bits

None

Description

This instruction passes control to the 16-bit address in the low part of src (bits 15-0). If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

6 cycles

4 cycles (delayed)

Classes

Class 30A (see page 3-67)

Example 1

BACC A

	Before Instruction	After Instruction
Α	00 0000 3000	A 00 0000 3000
PC	1F45	PC 3000

Example 2

BACCD B

ANDM 4444h, *AR1+

	Before Instruction	After Instruction	1
В	00 0000 2000	B 00 0000 2000	
PC	1F45	PC 2000	

After the operand has been ANDed with 4444h value, the program continues executing from location 2000h.

BANZ[D] pmad, Sind

Operands

Sind:

Single indirect addressing operand

 $0 \le pmad \le 65535$

Opcode

15	14	_13_	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1	1	Z	0	1	Α	Α	Α	Α	Α	Α	Α
						1	6-bit c	onsta	nt						

Execution

If
$$((ARx) \neq 0)$$

Then

pmad → PC

Else

$$(PC) + 2 \rightarrow PC$$

Status Bits

None

Description

This instruction branches to the specified program-memory address (*pmad*) if the value of the current auxiliary register ARx is not 0. Otherwise, the PC is incremented by 2. If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles (true condition) 2 cycles (false condition)

2 cycles (delayed)

Classes

Class 29A (see page 3-66)

Example 1

BANZ 2000h, *AR3-

	Before Instruction		After Instruction
PC	1000	PC	2000
AR3	0005	AR3	0004

Example 2

BANZ 2000h, *AR3-

	Before Instruction		After Instruction
PC	1000	PC	1002
AR3	0000	AR3	FFFF

Example 3	BANZ 2000h, *AR3(-1)	
	Before Instruction	After Instruction
	PC 1000	PC 1002
	AR3 0001	AR3 0001
Example 4	BANZD 2000h, *AR3-	
	ANDM 4444h, *AR5+	
	Before Instruction	After Instruction
	PC 1000	PC 2000
	AR3 0004	AR3 0003

After the memory location has been ANDed with 4444h, the program continues executing from location 2000h.

BC[D]_pmad, cond [, cond [, cond]]

Operands

 $0 \le pmad \le 65535$

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
BIO	BIO low	0000 0011	NBIO	BIO high	0000 0010
С	C = 1	0000 1100	NC	C = 0	0000 1000
TC	TC = 1	0011 0100	NTC	TC = 0	0010 0000
AEQ	(A) = 0	0100 0101	BEQ	(B) = 0	0100 1101
ANEQ	$(A) \neq 0$	0100 0100	BNEQ	(B) ≠ 0	0100 1100
AGT	(A) > 0	0100 0110	BGT	(B) > 0	0100 1110
AGEQ	$(A) \geq 0$	0100 0010	BGEQ	$(B) \geq 0$	0100 1010
ALT	(A) < 0	0100 0011	BLT	(B) < 0	0100 1011
ALEQ	$(A) \leq 0$	0100 0111	BLEQ	(B) ≤ 0	0100 1111
AOV	A overflow	0111 0000	воу	B overflow	0111 1000
ANOV	A no overflow	0110 0000	BNOV	B no overflow	0110 1000
UNC	Unconditional	0000 0000			

Opcode

15	14	13	12	11	10	9_	8	7	6_	5	4	3	2	1_	0
1	1	1	1	1	0	Z	0	C	С	С	С	С	С	С	С
	16-bit constant														

Execution

If (cond(s))

Then

pmad → PC

Else

 $(PC) + 2 \rightarrow PC$

Status Bits

Affects OVA or OVB if OV or NOV is chosen

Description

This instruction branches to the program-memory address (*pmad*) if the specified condition(s) is met. The two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed. If the condition(s) is not met, the PC is incremented by 2. If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction has no effect on the condition tested.

This instruction tests multiple conditions before passing control to another section of the program. This instruction can test the conditions individually or in combination with other conditions. You can combine conditions from only one group as follows:

You can select up to two conditions. Each of these conditions Group1: must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.

You can select up to three conditions. Each of these conditions Group 2: must be from a different category (category A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Conditions for This Instruction

Gro	oup 1	Group 2					
Category A	Category B	Category A	Category B	Category C			
EQ	OV	TC	С	BIO			
NEQ	NOV	NTC	NC	NBIO			
LT							
LEQ							
GT							
GEQ							

Note:

This instruction is not repeatable.

Words

2 words

Cycles

5 cycles (true condition)

3 cycles (false condition)

3 cycles (delayed)

Classes

Class 31A (see page 3-68)

Example 1

BC 2000h, AGT

	Before Instruction	After Instruction	
Α	00 0000 0053	A 00 0000 0053]
PC	1000	PC 2000	

BC[D] Branch Conditionally

Example 2

BC 2000h, AGT

	peror	e msu	action
Α	FF	FFFF	FFFF
PC			1000

After Instruction

Example 3

BCD 1000h, BOV

ANDM 4444h, *AR1+

	Before manuchon
PC	3000
OVB	1

After Instruction

PC 1000 OVB 1

After the memory location is ANDed with 4444h, the branch is taken if the condition (OVB) is met. Otherwise, execution continues at the instruction following this instruction.

Example 4

BC 1000h, TC, NC, BIO

	Before Instruction
PC	3000
С	1

After Instruction
PC 3002

BIT Xmem, BITC

Operands

Xmem:

Dual data-memory operand

 $0 \le BITC \le 15$

Opcode

15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1	0
1	0	0	1	0	1	1	0	X	Χ	Х	X	В	- 1	T	С

Execution

 $(Xmem(15 - BITC)) \rightarrow TC$

Status Bits

Affects TC

Description

This instruction copies the specified bit of the dual data-memory operand *Xmem* into the TC bit of status register ST0. The following table lists the bit codes that correspond to each bit in data memory.

The bit code corresponds to BITC and the bit address corresponds to (15-BITC).

Bit Codes for This Instruction

Bit Addı	ess	Bit Code	Bit Addre	Bit Code	
(LSB)	0	1111		8	0111
	1	1110		9	0110
	2	1101		10	0101
	3	1100		11	0100
	4	1011		12	0011
	5	1010		13	0010
	6	1001		14	0001
	7	1000	(MSB)	15	0000

Words

1 word

Cycles

1 cycle

Classes

Class 3A (see page 3-5)

Example

BIT *AR5+, 15-12; test bit 12

	Before Instruction
AR5	0100
TC	0

	After Inst	truction
AR5		0101
TC		1

Data Memory

0100h 7688

0100h 7688

BITF Smem, #lk

Syntax

Cymus.			, .													
Operands	Smen 0 ≤ II			_	ata-ı	mem	ory c	pera	and							
Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1_	0
	0	1	1	0	0	0	0	1		<u>.</u>	Α	<u> </u>	Α	A	Α	
	<u> </u>							o-Dit c	consta	ant						
Execution	Else	nem) → T → T	С	D lk)) = ()										
Status Bits	Affect	s TC	;													
Description	If the	spec	cified	l bit (or b	its) is	0, tl	he T	C bi	t in st	tatus	regi	ster (ST0	is cle	Smem. eared to tested.
Words	2 wor	ds														
	Add 1 with a				sing	long	-offse	et ind	direc	t add	ressi	ing o	r abs	olute	add	Iressing
Cycles	2 cyc	les														
	Add 1 with a	•			ısing	long	-offs	et ind	direc	t add	lressi	ing o	r abs	olute	adc	Iressing
Classes	Class		•			-										
Example 1	BITF	DAT	5, 0	OFF	h											
	Da	ıta Me	mory	TC DP 205h	Bef	ore In		x 004			,	TC DP 0205h		er Ins		0 0 04
Example 2	BITF	DAT	5, (0800	h											
		ita Me	emory	TC DP		ore In		x 004 F7F				TC DP 0205F		er Ins		1 104 27F

BITT Smem

Operands

Smem: Single data-memory operand

Opcode

_ 15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1	0
0	0	1	1	0	1	0	0	-	Α	Α	Α	Α	Α	Α	Α

Execution

 $(Smem (15 - T(3-0))) \rightarrow TC$

Status Bits

Affects TC

Description

This instruction copies the specified bit of the data-memory value *Smem* into the TC bit in status register ST0. The four LSBs of T contain a bit code that specifies which bit is copied.

The bit address corresponds to (15 - T(3-0)). The bit code corresponds to the content of T(3-0).

Bit Codes for This Instruction

Bit Address		Bit Code	Bit Addre	Bit Code		
(LSB)	0	1111		8	0111	
	1	1110		9	0110	
	2	1101		10	0101	
	3	1100		11	0100	
	4	1011		12	0011	
	5	1010		13	0010	
	6	1001		14	0001	
	7	1000	(MSB)	15	0000	

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 3A (see page 3-5) Class 3B (see page 3-6)

Example	BITT *AR7+0		
		Before Instruction	After Instruction
	Т	С	TC
	TC	0	TC 1
	AR0	0008	AR0 0008
	AR7	0100	AR7 0108
	Data Memory		
	0100h	0008	0100h 0008

Syntax	CALA[D] src
Operands	src: A (accumulator A) B (accumulator B)
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 0 1 Z S 1 1 1 0 0 0 1 1
Execution	Nondelayed $(SP) - 1 \rightarrow SP$ $(PC) + 1 \rightarrow TOS$ $(src(15-0)) \rightarrow PC$ Delayed $(SP) - 1 \rightarrow SP$ $(PC) + 3 \rightarrow TOS$ $(src(15-0)) \rightarrow PC$
Status Bits	None
Description	This instruction passes control to the 16-bit address in the low part of <i>src</i> (bits 15–0). If the call is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the call instruction is fetched from program memory and executed.
	Note:
	This instruction is not repeatable.
Words	1 word
Cycles	6 cycles 4 cycles (delayed)
Classes	Class 30B (see page 3-67)
Example 1	CALA A
	Before Instruction After Instruction

Data Memory

1110h 🔲

00 0000 3000	A 00 0000 3000
0025	PC 3000
1111	SP 1110
4567	1110h 0026

Example 2	CALAD B ANDM 4444h, *AR1+			
	Befo	ore Instruction		After Instruction
	В0	0 0000 2000	В	00 0000 2000
	PC	0025	PC	2000
	SP	1111	SP	1110
	Data Memory			
	1110h	4567	1110h	0028

After the memory location has been ANDed with 4444h, the program continues executing from location 2000h.

CALL[D] pmad

Operands

 $0 \le pmad \le 65535$

Opcode

15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1_	0_
1	1	1	1	0	0	Z	0	0	1	1	1	0	1	0	0
16-bit constant															

Execution

Nondelayed

 $(SP) - 1 \rightarrow SP$ $(PC) + 2 \rightarrow TOS$ pmad $\rightarrow PC$

Delayed

(SP) - 1 → SP (PC) + 4 → TOSpmad → PC

Status Bits

None

Description

This instruction passes control to the specified program-memory address (*pmad*). The return address is pushed onto the TOS before *pmad* is loaded into PC. If the call is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the call instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles

2 cycles (delayed)

Classes

Class 29B (see page 3-66)

CALI	Call Unconditionally
	 the strength of the strength of the strength of the strength of the

Furnals 4	gave 2000)									
Example 1	CALL 3333h									
	Before Instruction	After Instruction								
	PC 0025	PC 3333								
	SP 1111	SP 1110								
	Data Memory									
	1110h 4567	1110h 0027								
Example 2	CALLD 1000h									
	ANDM *AR1+, 4444h									
	Before Instruction	After Instruction								
	PC 0025	PC 1000								
	SP 1111	SP 1110								
	Data Memory									
	1110h 4567	1110h 0029								

CC[D] pmad, cond [, cond [, cond]]

Operands

 $0 \le pmad \le 65535$

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
BIO	BIO low	0000 0011	NBIO	BIO high	0000 0010
С	C = 1	0000 1100	NC	C = 0	0000 1000
TC	TC = 1	0011 0100	NTC	TC = 0	0010 0000
AEQ	(A) = 0	0100 0101	BEQ	(B) = 0	0100 1101
ANEQ	(A) ≠ 0	0100 0100	BNEQ	(B) ≠ 0	0100 1100
AGT	(A) > 0	0100 0110	BGT	(B) > 0	0100 1110
AGEQ	$(A) \geq 0$	0100 0010	BGEQ	$(B) \geq 0$	0100 1010
ALT	(A) < 0	0100 0011	BLT	(B) < 0	0100 1011
ALEQ	(A) ≤ 0	0100 0111	BLEQ	$(B) \leq 0$	0100 1111
AOV	A overflow	0111 0000	воу	B overflow	0111 1000
ANOV	A no overflow	0110 0000	BNOV	B no overflow	0110 1000
UNC	Unconditional	0000 0000			

Opcode

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	Z	1	С	С	С	С	С	С	С	С
	16-bit constant														

Execution

Nondelayed

If (cond(s))

Then

 $(SP) - 1 \rightarrow SP$

 $(PC) + 2 \rightarrow TOS$

pmad → PC

Else

 $(PC) + 2 \rightarrow PC$

```
Delayed
```

```
If (cond(s))
Then

(SP) -1 \rightarrow SP

(PC) +4 \rightarrow TOS

pmad \rightarrow PC

Else

(PC) +2 \rightarrow PC
```

Status Bits

Affects OVA or OVB (if OV or NOV is chosen)

Description

This instruction passes control to the program-memory address (*pmad*) if the specified condition(s) is met. If the condition(s) is not met, the PC is incremented by 2, If the call is delayed (specified by the D suffix), and these words have no effect on the condition tested, the two 1-word instructions or the one 2-word instruction following the call is fetched from program memory and executed.

This instruction tests multiple conditions before passing control to another section of the program. This instruction can test the conditions individually or in combination with other conditions. You can combine conditions from only one group as follows:

Group1:

You can select up to two conditions. Each of these conditions must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.

Group 2:

You can select up to three conditions. Each of these conditions must be from a different category (category A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Conditions for This Instruction

Gro	oup 1	Group 2						
Category A	Category B	Category A	Category B	Category C				
EQ	OV	тс	С	BIO				
NEQ	NOV	NTC	NC	NBIO				
LT								
LEQ								
GT								
GEQ								

Note:

This instruction is not repeatable.

Words

2 words

Cycles

5 cycles (true condition)

3 cycles (false condition)

3 cycles (delayed)

Classes

Class 31B (see page 3-69)

Example 1

CC 2222h, AGT

	Before Instruction		After Instruction
Α	00 0000 3000	Α	00 0000 3000
PC	0025	PC	2222
SP	1111	SP	1110

Data Memory

1110h 0027 1110h 4567

Example 2

CCD 1000h, BOV

ANDM 4444h, *AR1+

	Before Instruction		After Instruction
PC	0025	PC	1000
OVB	1	OVB	0
SP	1111	SP	1110
a Memory			

Data

0029 4567 1110h [1110h

CMPL Complement Accumulator

Syntax

CMPL src [, dst]

Operands

src, dst: A (accumulator A)

B (accumulator B)

Opcode

15_	14	13	12	11	10	9_	8	7	6	5_	4	3	2	_1_	0
1	1	1	1	0	1	s	D	1	0	0	1	0	0	1	1

Execution

 $(\overline{\operatorname{src}}) \to \operatorname{dst}$

Status Bits

None

Description

This instruction calculates the 1s complement of the content of *src* (this is a

logical inversion). The result is stored in dst, if specified, or src otherwise.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example

CMPL A, B

Before Instruction
A FC DFFA AEAA

After Instruction

A FC DFFA AEAA

B 00 0000 7899

B 03 2005 5155

Syntax	CMPM Smem, #lk										
Operands	Smem: Single data-memory operand $-32768 \le lk \le 32767$										
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 0 0 0 1 A A A A A A 16-bit constant										
Execution	If (Smem) = lk Then 1 → TC Else 0 → TC										
Status Bits	Affects TC										
Description	This instruction compares the 16-bit single data-memory operand <i>Smem</i> to the 16-bit constant <i>lk</i> . If they are equal, TC is set to 1. Otherwise, TC is cleared to 0.										
Words	2 words										
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.										
Cycles	2 cycles										
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.										
Classes	Class 6A (see page 3-10) Class 6B (see page 3-11)										
Example	CMPM *AR4+, 0404h Before Instruction TC 1 TC 0 AR4 0100 AR4 0101 Data Memory 0100h 4444 0100h 4444										

CMPR CC, ARX

Operands

 $0 \le CC \le 3$

ARx: AR0-AR7

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	1	С	O	1	0	1	0	1	Α	R	Х

Execution

If (cond)

Then

1 → TC

Else

 $0 \rightarrow TC$

Status Bits

Affects TC

Description

This instruction compares the content of the designated auxiliary register (ARx) to the content of AR0 and sets the TC bit according to the comparison. The comparison is specified by the CC (condition code) value (see the following table). If the condition is true, TC is set to 1. If the condition is false, TC is cleared to 0. All conditions are computed as unsigned operations.

Condition	Condition Code (CC)	Description
EQ	00	Test if (ARx) = (AR0)
LT	01	Test if (ARx) < (AR0)
GT	10	Test if (ARx) > (AR0)
NEQ	11	Test if (ARx) ≠ (AR0)

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example

CMPR 2, AR4

	Before instruction
TC	1
AR0	FFFF
AR4	7FFF

	Aitei	monuchon
TC		0
AR0		FFFF
AR4		7FFF

S١	/n	tax	

CMPS src, Smem

Operands

A (accumulator A) src:

B (accumulator B)

Single data-memory operand Smem:

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
1	0	0	0	1	1	1	s	1	Α	Α	Α	Α	Α	Α	Α

Execution

```
If ((src(31-16)) > (src(15-0)))
Then
    (src(31-16)) \rightarrow Smem
```

 $0 \rightarrow TC$

Else

 $(src(15-0)) \rightarrow Smem$ (TRN) << 1 → TRN $1 \rightarrow TRN(0)$ 1 → TC

(TRN) << 1 → TRN $0 \rightarrow TRN(0)$

Status Bits

Affects TC

Description

This instruction compares the two 16-bit 2s-complement values located in the high and low parts of src and stores the maximum value in the single datamemory location Smem. If the high part of src (bits 31-16) is greater, a 0 is shifted into the LSB of the transition (TRN) register and the TC bit is cleared to 0. If the low part of src (bits 15-0) is greater, a 1 is shifted into the LSB of the TRN register and the TC bit is set to 1.

This instruction does not follow the standard pipeline operation. The comparison is performed in the read phase; thus, the src value is the value one cycle before the instruction executes. The TRN register and the TC bit are updated during the execution phase.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 10A (see page 3-22) Class 10B (see page 3-23)

Example	CMPS A, *AR4+		
		Before Instruction	After Instruction
	Α	00 2345 7899	A 00 2345 7899
	TC	0	TC 1
	AR4	0100	AR4 0101
	TRN	4444	TRN 8889
	Data Memory		
	0100h	0000	0100h 7899

DADD Lmem, src [, dst]

Operands

Long data-memory operand Lmem:

src. dst: A (accumulator A)

B (accumulator B)

Opcode

15	14	_13_	12	11	10	9	88	7	_ 6	5	4	3	_2	_ 1_	_0_
0															

Execution

If C16 = 0

Then

 $(Lmem) + (src) \rightarrow dst$

Else

 $(Lmem(31-16)) + (src(31-16)) \rightarrow dst(39-16)$ $(Lmem(15-0)) + (src(15-0)) \rightarrow dst(15-0)$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVdst (or OVsrc, if dst is not specified)

Description

This instruction adds the content of src to the 32-bit long data-memory operand Lmem. If a dst is specified, this instruction stores the result in dst. If no dst is specified, this instruction stores the result in src. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. The 40-bit src value is added to the Lmem. The saturation and overflow bits are set according to the result of the operation.
- If C16 = 1, the instruction is executed in dual 16-bit mode. The high part of src (bits 31-16) is added to the 16 MSBs of Lmem, and the low part of src (bits 15-0) is added to the 16 LSBs of Lmem. The saturation and overflow bits are not affected in this mode. In this mode, the results are not saturated regardless of the state of the OVM bit.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 9A (see page 3-20) Class 9B (see page 3-21)

Example 1 DADD *AR3+ A, ·B ... **After Instruction Before Instruction** 00 5678 8933 00 5678 8933 Α В 00 6BAC BD89 В 00 0000 0000 C16 C16 AR3† 0102 AR3 0100 **Data Memory** 0100h 1534 0100h 1534 0101h 3456 0101h 3456 † Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the

Example 2

DADD *AR3-, A, B

	Before Instruction		After Instruction
Α	00 5678 3933	Α	00 5678 3933
В	00 0000 0000	В	00 6BAC 6D89
C16	1	C16	1
AR3	0100	AR3†	OOFE
Data Memory			
0100h	1534	0100h	1534
0101h	3456	0101h	3456

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

Example 3

DADD *AR3-, A, B

	Before Instruction	After Instruction
Α	00 5678 3933	A 00 5678 3933
В	00 0000 0000	B 00 8ACE 4E67
C16	0	C16 0
AR3	0101	AR3† 0103
Data Memory		
0100h	1534	0100h 1534
0101h	3456	0101h 3456

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

execution.

DADST Lmem, dst

Operands

Lmem: Long data-memory operand

dst:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12	11	10_	9	8	7	6_	5_	4	3	2	_1_	_0_
0	1	0	1	1	0	1_	D	1	Α	Α	Α	Α	Α	Α	Α

Execution

If C16 = 1

Then

 $(Lmem(31-16)) + (T) \rightarrow dst(39-16)$ $(Lmem(15-0)) - (T) \rightarrow dst(15-0)$

Else

 $(Lmem) + ((T) + (T) << 16) \rightarrow dst$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVdst

Description

This instruction adds the content of T to the 32-bit long data-memory operand Lmem. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. *Lmem* is added to a 32-bit value composed of the content of T concatenated with the content of T left-shifted 16 bits (T <<16 + T). The result is stored in dst.
- ☐ If C16 = 1, the instruction is executed in dual 16-bit mode. The 16 MSBs of the Lmem are added to the content of T and stored in the upper 24 bits of dst. At the same time, the content of T is subtracted from the 16 LSBs of Lmem. The result is stored in the lower 16 bits of dst. In this mode, the results are not saturated regardless of the state of the OVM bit.

Note:

This instruction is meaningful only if C16 is set to 1 (dual 16-bit mode).

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 9A (see page 3-20) Class 9B (see page 3-21)

Example 1

DADST *AR3-, A

	Before Instruction		After Instruction
Α	00 0000 0000	Α [00 3879 1111
т	2345	т [2345
C16	1	C16 [1
AR3	0100	AR3† [OOFE
Data Memory			
0100h	1534	0100h	1534
0101h	3456	0101h	3456

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

Example 2

DADST *AR3+, A

	Before Instruction		After Instruction
Α	00 0000 0000	Α	00 3879 579B
т	2345	Т	2345
C16	0	C16	0
AR3	0100	AR3†	0102
Data Memory			
01001	1534	0100h	1534
01011	3456	0101h	3456

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

Syntax	DELAY Smem
Operands	Smem: Single data-memory operand
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 0 1 I A A A A A A A
Execution	(Smem) → Smem + 1
Status Bits	None
Description	This instruction copies the content of a single data-memory location <i>Smem</i> into the next higher address. When data is copied, the content of the addressed location remains the same. This function is useful for implementing a Z delay in digital signal processing applications. The delay operation is also contained in the load T and insert delay (LTD) instruction (page 4-81) and the multiply by program memory and accumulate with delay (MACD) instruction (page 4-87).
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 24A (see page 3-56) Class 24B (see page 3-56)
Example	Before Instruction After Instruction AR3 0100 AR3 0100 Data Memory 0100h 6CAC 0100h 6CAC 0101h 0000 0101h 6CAC

Syntax	DLD Lmem, dst											
Operands	Lmem: Long data-memory operand dst: A (accumulator A) B (accumulator B)											
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 1 0 1 1 D I A A A A A A											
Execution	If C16 = 0 Then (Lmem) \rightarrow dst Else (Lmem(31–16)) \rightarrow dst(39–16) (Lmem(15–0)) \rightarrow dst(15–0)											
Status Bits	Affected by SXM											
Description This instruction loads <i>dst</i> with a 32-bit long operand <i>Lmem</i> . The value determines the mode of the instruction:												
	If C16 = 0, the instruction is executed in double-precision mode. <i>Lmem</i> is loaded to <i>dst</i> .											
	☐ If C16 = 1, the instruction is executed in dual 16-bit mode. The 16 MSBs of <i>Lmem</i> are loaded to the upper 24 bits of <i>dst</i> . At the same time, the 16 LSBs of <i>Lmem</i> are loaded in the lower 16 bits of <i>dst</i> .											
Words	1 word											
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.											
Cycles	1 cycle											
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.											
Classes	Class 9A (see page 3-20) Class 9B (see page 3-21)											
Example	Before Instruction After Instruction B 00 0000 0000 B 00 6CAC BD90 AR3 0100 AR3† 0102 Data Memory 0100h 6CAC 0100h 6CAC 0101h BD90 0101h BD90											

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

DRSUB Lmem. src

Operands

Lmem:

Long data-memory operand

src:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12	11	10	9_	8	7	6_	<u> 5 </u>	4	3	2	1	0
0	1	0	1	1	0	0	S	1	Α	Α	Α	Α	Α	Α	Α_

Execution

If C16 = 0Then

 $(Lmem) - (src) \rightarrow src$

Else

$$(Lmem(31-16)) - (src(31-16)) \rightarrow src(39-16)$$

 $(Lmem(15-0)) - (src(15-0)) \rightarrow src(15-0)$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVsrc

Description

This instruction subtracts the content of src from the 32-bit long data-memory operand Lmem and stores the result in src. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. The content of src (32 bits) is subtracted from Lmem. The result is stored in src.
- ☐ If C16 = 1, the instruction is executed in dual 16-bit mode. The high part of src (bits 31-16) is subtracted from the 16 MSBs of Lmem and the result is stored in the high part of src (bits 39-16). At the same time, the low part of src (bits 15-0) is subtracted from the 16 LSBs of Lmem. The result is stored in the low part of src (bits 15-0). In this mode, the results are not saturated regardless of the state of the OVM bit.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 9A (see page 3-20) Class 9B (see page 3-21)

Example 1	DRSUB *AR3+,	Α		
		Before Instruction	After Instructi	on
	Α	00 5678 8933	A FF BEBB AB	23
	С	х	С	0
	C16	0	C16	0
	AR3	0100	AR3† 01	02
	Data Memory			
	0100h	1534	0100h 15	34
	01016	3456	0101h 34	56

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

Example 2

DRSUB *AR3-, A

	Before Instruction	After Instruction
Α	00 5678 3933	A FF BEBC FB23
С	1	C 0
C16	1	C16 1
AR3	0100	AR3† 00FE
Data Memory		
0100h	1534	0100h 1534
0101h	3456	0101h 3456

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

DSADT Lmem, dst

Operands

Lmem: Long data-memory operand

dst:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12_	11	10	9_	8	7	6	5	4	3	2	1	0
0	1	0	1	1	1	1	D	1	Α	Α	Α	Α	Α	Α	Α

Execution

If C16 = 1

Then

 $(Lmem(31-16)) - (T) \rightarrow dst(39-16)$ $(Lmem(15-0)) + (T) \rightarrow dst(15-0)$

Else

 $(Lmem) - ((T) + (T << 16)) \rightarrow dst$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVdst

Description

This instruction subtracts/adds the content of T from the 32-bit long datamemory operand Lmem and stores the result in dst. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. A 32-bit value composed of the content of T concatenated with the content of T leftshifted 16 bits (T << 16 + T) is subtracted from Lmem. The result is stored in dst.
- If C16 = 1, the instruction is executed in dual 16-bit mode. The content of T is subtracted from the 16 MSBs of Lmem and the result is stored in the high part of dst (bits 39-16). At the same time, the content of T is added to the 16 LSBs of Lmem and the result is stored in the low part of dst (bits 15-0). In this mode, the results are not saturated regardless of the state of the OVM bit.

Note:

This instruction is meaningful only if C16 is set (dual 16-bit mode).

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 9A (see page 3-20) Class 9B (see page 3-21)

Example 1

DSADT *AR3+, A

	Before Instruction	Aft	er Instruction
Α	00 0000 0000	A F	F1EF 1111
Т	2345	т 🗀	2345
С	0	с	1
C16	0	C16	0
AR3	0100	AR3†	0102
Data Memory			
0100h	1534	0100h	1534
0101h	3456	0101h	3456

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

Example 2

DSADT *AR3-, A

	Before Instruction		After Instruction
Α	00 0000 0000	Α	FF F1EF 579B
т	2345	Т	2345
С	0	С	1
C16	1	C16	1
AR3	0100	AR3†	00FE
Data Memory			
0100h	1534	0100h	1534
0101h	3456	0101h	3456

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

Syntax	DST src, Lmem
Operands	src: A (acc
	B (acc Lmem: Long o
Opcode	15 14 13 12 0 1 0 0
Execution	(src(31–0)) → Ln
Status Bits	None
Description	This instruction s Lmem.
Words	1 word
	Add 1 word wher with an Smem.
Cycles	2 cycles
	Add 1 cycle wher with an Smem.
Classes	Class 13A (see p Class 13B (see p
Example 1	DST B, *AR3+

rc:	A (accumulator A)	
	B (accumulator B)	
		1

Long data-memory operand

0 1

0)) → Lmem

ruction stores the content of src in a 32-bit long data-memory location

ord when using long-offset indirect addressing or absolute addressing

ycle when using long-offset indirect addressing or absolute addressing

3A (see page 3-28)

3B (see page 3-29)

0101h

	Before Instruction	After Instruction
В	00 6CAC BD90	B 00 6CAC BD90
AR3	0100	AR3† 0102
Data Memory		
0100h	0000	0100h 6CAC

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

Example 2

DST B, *AR3-

	Before Instruction		After Instruction
В	00 6CAC BD90	В	00 6CAC BD90
AR3	0101	AR3†	OOFF
Data Memory			
0100h	0000	0100h	BD90
0101h	0000	0101h	6CAC

0000

0101h

BD90

[†] Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

DSUB Lmem, src

Operands

Lmem: Long data-memory operand

src:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1_	
0	1	0	1	0	1	0	s	. 1	Α	Α	Α	Α	Α_	Α	Α

Execution

If C16 = 0

Then

$$(src) - (Lmem) \rightarrow src$$

Else

$$(src(31-16)) - (Lmem(31-16)) \rightarrow src(39-16)$$

 $(src(15-0)) - (Lmem(15-0)) \rightarrow src(15-0)$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVsrc

Description

This instruction subtracts the 32-bit long data-memory operand *Lmem* from the content of *src*, and stores the result in *src*. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. *Lmem* is subtracted from the content of *src*.
- ☐ If C16 = 1, the instruction is executed in dual 16-bit mode. The 16 MSBs of *Lmem* are subtracted from the high part of *src* (bits 31–16) and the result is stored in the high part of *src* (bits 39–16). At the same time, the 16 LSBs of *Lmem* are subtracted from the low part of *src* (bits15–0) and the result is stored in the low part of *src* (bits 15–0).

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 9A (see page 3-20) Class 9B (see page 3-21)

Example 1	DSUB *AR3+, A	
	Before Instruction	After Instruction
	A 00 5678 8933	A 00 4144 54DD
	C16 0	C16 0
	AR3 0100	AR3 [†] 0102
	Data Memory	
	0100h 1534	0100h 1534
	0101h 3456	0101h 3456
Evernle 2	† Because this instruction is a long-operand instruction, Al execution.	R3 is incremented by 2 after the
Example 2	DSUB *AR3-, A	After Instruction
	Before Instruction	
	A 00 5678 3933	
	C1	C0
	C16 1	C16 1
	AR3 0100	AR3† 00FE
	Data Memory	
	0100h 1534	0100h 1534
	0101h 3456	0101h 3456

 $[\]ensuremath{^{\dagger}}$ Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

DSUBT Lmem, dst

Operands

Lmem:

Long data-memory operand

dst:

A (accumulator A)

B (accumulator B)

Opcode

	15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1	_0_
Г	0	1	0	1	1	1	0	D	1	Α	Α	Α	Α	Α	Α	Α

Execution

If C16 = 1

Then

$$(Lmem(31-16)) - (T) \rightarrow dst(39-16)$$

 $(Lmem(15-0)) - (T) \rightarrow dst(15-0)$

Else

$$(Lmem) - ((T) + (T << 16)) \rightarrow dst$$

Status Bits

Affected by SXM and OVM (only if C16 = 0)

Affects C and OVdst

Description

This instruction subtracts the content of T from the 32-bit long data-memory operand *Lmem* and stores the result in *dst*. The value of C16 determines the mode of the instruction:

- ☐ If C16 = 0, the instruction is executed in double-precision mode. A 32-bit value composed of the content of T concatenated with the content of T left-shifted 16 bits (T << 16 + T) is subtracted from *Lmem*. The result is stored in *dst*.
- ☐ If C16 = 1, the instruction is executed in dual 16-bit mode. The content of T is subtracted from the 16 MSBs of *Lmem* and the result is stored in the high part of *dst* (bits 39–16). At the same time, the content of T is subtracted from the 16 LSBs of *Lmem* and the result is stored in the low part of *dst* (bits 15–0). In this mode, the results are not saturated regardless of the value of the OVM bit.

Note:

This instruction is meaningful only if C16 is set to 1 (dual 16-bit mode).

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

3456

Class 9A (see page 3-20) Classes Class 9B (see page 3-21) Example 1 DSUBT *AR3+, A Before Instruction

	Before Instruction		After Instruction				
Α	00 0000 0000	Α	FF F1EF 1111				
Т	2345	Т	2345				
C16	0	C16	0				
AR3	0100	AR3†	0102				
Data Memory							
0100h	1534	0100h	1534				

0101h

3456

Example 2

DSUBT *AR3-, A

0101h

	Before Instruction	After Instruction
Α	00 0000 0000	A FF F1EF 1111
т	2345	T 2345
C16	1	C16 1
AR3	0100	AR3† 00FE
Data Memory		
0100h	1534	0100h 1534
0101h	3456	0101h 3456

[†] Because this instruction is a long operand instruction, AR3 is decremented by 2 after the execution.

[†] Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

EXP src

Operands

src: A (accumulator A)
B (accumulator B)

Opcode

15	14	13	12	11	10	9_	8	7	6_	5	4	3_	2	_1_	0_
															0

Execution

If (src) = 0 Then $0 \rightarrow T$

Else

(Number of leading bits of src) $-8 \rightarrow T$

Status Bits

None

Description

This instruction computes the exponent value, which is a signed 2s-complement value in the -8 to 31 range, and stores the result in T. The exponent is computed by calculating the number of leading bits in src and subtracting 8 from this value. The number of leading bits is equivalent to the number of left shifts needed to eliminate the significant bits from the 40-bit src with the exception of the sign bit. The src is not modified after this instruction.

The result of subtracting 8 from the number of leading bits produces a negative exponent for accumulator values that have significant bits in the guard bits (the eight MSBs of the accumulator used in error detection and correction). See the normalization instruction (page 4-122).

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

EXP A

	Before Instruction		After instruction					
Α	FF FFFF FFCB	-53	A FF FFFF FFCB -	53				
T	0000		T 0019	25				

Example 2

EXP B

	Before Instruction	After Instruction
В	07 8543 2105	B 07 8543 2105
Т	FFFC	T FFFC -4 [†]

[†] The value in accumulator B has significant bits in the guard bits, which results in a negative exponent.

FB[D] extpmad

Operands

 $0 \le \text{extpmad} \le 7F FFFF$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1.	0
ſ	1	1	1	1	1	0	Z	0	1		7-bit c	onsta	nt = pi	mad(2	2–16)	
Į	16-bit constant = pmad(15-0)															

Execution

$$(pmad(15-0)) \rightarrow PC$$

 $(pmad(22-16)) \rightarrow XPC$

Status Bits

None

Description

This instruction passes control to the program-memory address pmad (bits 15-0) on the page specified by pmad (bits 22-16). The pmad can be either a symbolic or numeric address. If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles

2 cycles (delayed)

Classes

Class 29A (see page 3-66)

Example 1

FB 012000h

	Before Instruction		After Instruction
PC	1000	PC	2000
XPC	00	XPC	01

2000h is loaded into the PC, 01h is loaded into XPC, and the program continues executing from that location.

Example 2

FBD 7F1000h

ANDM #4444h, *AR1+

	Before Instruction		After Instruction
PC	2000	PC	1000
XPC	00	XPC	7F

After the operand has been ANDed with 4444h, the program continues executing from location 1000h on page 7Fh.

FBACC[D] src

Operands

src: A (accumulator A)
B (accumulator B)

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	1	Z	s	1	1	1	0	0	1	1	0

Execution

 $(src(15-0)) \rightarrow PC$ $(src(22-16)) \rightarrow XPC$

Status Bits

None

Description

This instruction loads the XPC with the value in *src* (bits 22–16) and passes control to the 16-bit address in the low part of *src* (bits 15–0). If the branch is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the branch instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

6 cycles

4 cycles (delayed)

Classes

Class 30A (see page 3-67)

Example 1

FBACC A

	Before Instruction	At	After Instruction					
Α	00 0001 3000	Α 🖸	0 0001 3000					
PC	1000	PC	3000					
XPC	00	XPC	01					

1h is loaded into the XPC, 3000h is loaded into the PC, and the program continues executing from that location on page 1h.

Example 2

FBACCD B

ANDM 4444h *AR1+

	Before Instruction	After Instruction
В	00 007F 2000	B 00 007F 2000
XPC	01	XPC 7F

After the operand has been ANDed with 4444h value, 7Fh is loaded into the XPC, and the program continues executing from location 2000h on page 7Fh.

FCALA[D] src

Operands

src: A (accumulator A)
B (accumulator B)

Opcode

	15	14	13	12	11	10	9	8_	7	6	5	4	3_	2	_1_	_0_
1	1	1	1	1	0	1	Z	s	1	1	1	0	0	1	1	1

Execution

Nondelayed

 $(SP) - 1 \rightarrow SP$

(PC) + 1 → TOS

(SP) -- 1 -> SP

(XPC) → TOS

 $(src(15-0)) \rightarrow PC$

 $(src(22-16)) \rightarrow XPC$

Delayed

 $(SP) - 1 \rightarrow SP$

 $(PC) + 3 \rightarrow TOS$

 $(SP) - 1 \rightarrow SP$

(XPC) → TOS

 $(src(15-0)) \rightarrow PC$

 $(src(22-16)) \rightarrow XPC$

Status Bits

None

Description

This instruction loads the XPC with the value in *src* (bits 22–16) and passes control to the 16-bit address in the low part of *src* (bits 15–0). If the call is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the call instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

6 cycles

4 cycles (delayed)

Classes

Class 30B (see page 3-67)

Example 1	FCALA A		
		Before Instruction	After Instruction
	Α [00 007F 3000	A 00 007F 3000
	PC [0025	PC 3000
	XPC [00	XPC 7F
	SP [1111	SP 1109
	Data Memory		
	1110h	4567	1110h 0026
	1109h	4567	1109h 0000
Example 2	FCALAD B		
	ANDM 4444h+		
		Before Instruction	After Instruction
	В	00 0020 2000	B 00 0020 2000
	PC	0025	PC 3000
	XPC	7F	XPC 20
	SP	1111	SP 1109
	Data Memory		
	1110h	4567	1110h 0028
	1109h	4567	1109h 007F

After the memory location has been ANDed with 4444h, the program continues executing from location 2000h on page 20h.

FCALL[D] extpmad

Operands

 $0 \le \text{extpmad} \le 7F FFFF$

Opcode

15	14	13	12	11	10_	9	8	7	6	5	4	3	2	1_	0
1	1	1	1	1	0	Z	1	1		7-bit c	onsta	nt = p	mad(2	22–16)
	16-bit constant = pmad(15-0)														

Execution

Nondelayed

 $(SP) - 1 \rightarrow SP$ $(PC) + 2 \rightarrow TOS$ $(SP) - 1 \rightarrow SP$ $(XPC) \rightarrow TOS$ $(pmad(15-0)) \rightarrow PC$ $(pmad(22-16)) \rightarrow XPC$

Delayed

 $(SP) - 1 \rightarrow SP$ $(PC) + 4 \rightarrow TOS$ $(SP) - 1 \rightarrow SP$ $(XPC) \rightarrow TOS$ $(pmad(15-0)) \rightarrow PC$ $(pmad(22-16)) \rightarrow XPC$

Status Bits

None

Description

This instruction passes control to the specified program-memory address *pmad* (bits 15–0) on the page specified by *pmad* (bits 22–16). The return address is pushed onto the stack before *pmad* is loaded into PC. If the call is delayed (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following the call instruction is fetched from program memory and executed.

Note:

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles

2 cycles (delayed)

Classes

Class 29B (see page 3-66)

FCALL[D] Far Call Unconditionally ('548)

Example 1	FCALL 013333	h	
		Before Instruction	After Instruction
	PC	0025	PC 3333
	XPC	00	XPC 01
	SP	1111	SP 1109
	Data Memory		
	1110h	4567	1110h 0027
	1109h	4567	1109h 0000
Example 2	FCALLD 30100	0h	
	ANDM #4444h		
		Before Instruction	After Instruction
	PC	3001	PC 1000
	XPC	7F	XPC 30
	SP	1111	SP 1109
	Data Memory		
	1110h	4567	1110h 3001
	1109h	4567	1109h 007F

Υ

Х Х

Х

Х

16-bit constant

Υ

FIRS Xmem, Ymem, pmad **Syntax** Xmem, Ymem: Dual data-memory operands **Operands** $0 \le pmad \le 65535$ Opcode 11 **Execution** pmad → PAR While (RC) \neq 0 (B) + (A(32–16)) \times (Pmem addressed by PAR) \rightarrow B $((Xmem) + (Ymem)) \ll 16 \rightarrow A$ (PAR) + 1 → PAR $(RC) - 1 \rightarrow RC$ Affected by SXM, FRCT, and OVM **Status Bits** Affects C, OVA, and OVB This instruction implements a symmetrical finite impulse respone (FIR) filter. Description

This instruction multiplies accumulator A (bits 32-16) with a Pmem value addressed by pmad (in the program address register PAR) and adds the result to the value in accumulator B. At the same time, it adds the memory operands Xmem and Ymem, shifts the result left 16 bits, and loads this value into accumulator A. In the next iteration, pmad is incremented by 1. Once the repeat

pipeline is started, the instruction becomes a single-cycle instruction.

10

0

0 0

2 words Words

3 cycles Cycles

Class 8 (see page 3-15) **Classes**

Example

FIRS *AR3+, *	AR4+, COEFFS		
	Before Instruction		After Instruction
Α	00 0077 0000	Α	00 00FF 0000
В	00 0000 0000	В	00 0008 762C
FRCT	0	FRCT	0
AR3	0100	AR3	0101
AR4	0200	AR4	0201
Data Memory			
0100h	0055	0100h	0055
0200h	AA00	0200h	AA00_
Program Memory			
COEFFS	1234	COEFFS	1234

FRAME Stack Pointer Immediate Offset

Syntax

FRAME K

Operands

 $-128 \le K \le 127$

Opcode

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 1 1 1 0 K K K K K K K

Execution

 $(SP) + K \rightarrow SP$

Status Bits

None

Description

This instruction adds a short-immediate offset K to the SP. There is no latency for address generation in compiler mode (CPL = 1) or for stack manipulation by the instruction following this instruction.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example

FRAME 10h

Before Instruction

After Instruction

SP

1000

1010

Syntax	FRET[D]										
Operands	None										
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
•	1 1 1 1 0 1 Z 0 1 1 1 0 0 1 0 0										
Execution	$(TOS) \rightarrow XPC$ $(SP) + 1 \rightarrow SP$ $(TOS) \rightarrow PC$ $(SP) + 1 \rightarrow SP$										
Status Bits	None										
Description	This instruction replaces the XPC with the 7-bit value from the TOS and replaces the PC with the next 16-bit value on the stack. The SP is incremented by 1 for each of the two replacements. If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed. Note: This instruction is not repeatable.										
Words	1 word										
Cycles	6 cycles 4 cycles (delayed)										
Classes	Class 34 (see page 3-71)										
Example	FRET										
	Before Instruction After Instruction PC 2112 PC 1000 XPC 01 XPC 05 SP 0300 SP 0302 Data Memory 0300h 0005 0300h 0005 0301h 1000 0301h 1000										

FRETE[D]

Operands

None

Opcode

15	14	13	12	11	10	9	8	7_	6	5_	4	3	2	1	0
1								l l							

Execution

 $(TOS) \rightarrow XPC$ $(SP) + 1 \rightarrow SP$ $(TOS) \rightarrow PC$ $(SP) + 1 \rightarrow SP$ $0 \rightarrow INTM$

Status Bits

Affects INTM

Description

This instruction replaces the XPC with the 7-bit value from the TOS and replaces the PC with the next 16-bit value on the stack, continuing execution from the new PC value. This instruction automatically clears the interrupt mask bit (INTM) in ST1. (Clearing this bit enables interrupts.) If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

6 cycles

4 cycles (delayed)

Classes

Class 34 (see page 3-71)

Example

FRETE

	Before Instruction		After Instruction
PC	2112	PC	0110
XPC	05	XPC	6E
ST1	хСхх	ST1	x4xx
SP	0300	SP	0302
Data Memory			
0300h	006E	0300h	006E
0301h	0110	0301h	0110

IDLE K

Operands

 $1 \le K \le 3$

Opcode

15	14	13	12	11_	10	9	_8_	7	6_	5	4	3	2	1_	_0_
1															

If K is:	NN is:				
1	00				
2	10				
3	01				

Execution

(PC) +1 → PC

Status Bits

Affected by INTM

Description

This instruction forces the program being executed to wait until an unmasked interrupt or reset occurs. The PC is incremented by 1. The device remains in an idle state (power-down mode) until it is interrupted.

The idle state is exited after an unmasked interrupt, even if INTM = 1. If INTM = 1, the program continues executing at the instruction following the idle. If INTM = 0, the program branches to the corresponding interrupt service routine. The interrupt is enabled by the interrupt mask register (IMR), regardless of the INTM value. The following options, indicated by the value of K, determine the type of interrupts that can release the device from idle:

- K = 1Peripherals, such as the timer and the serial ports, are still active. The peripheral interrupts as well as reset and external interrupts release the processor from idle mode.
- Peripherals, such as the timer and the serial ports, are inactive. K = 2Reset and external interrupts release the processor from idle mode. Because interrupts are not latched in idle mode as they are in normal device operation, they must be low for a number of cycles to be acknowledged.
- Peripherals, such as the timer and the serial ports, are inactive K = 3and the PLL is halted. Reset and external interrupts release the processor from idle mode. Because interrupts are not latched in idle mode as they are in normal device operation, they must be low for a number of cycles to be acknowledged.

Note:

This instruction is not repeatable.

IDLE Idle Until Interrupt

Words 1 word

Cycles The number of cycles needed to execute this instruction depends on the idle

period. Because the entire device is halted when K = 3, the number of cycles

cannot be specified. The minimum number of cycles is 4.

Classes Class 36 (see page 3-72)

Example 1 IDLE 1

The processor idles until a reset or unmasked interrupt occurs.

Example 2 IDLE 2

The processor idles until a reset or unmasked external interrupt occurs.

Example 3 IDLE 3

The processor idles until a reset or unmasked external interrupt occurs.

INTR K

Operands

 $0 \le K \le 31$

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
1	1	1	1	0	1	1	1	1	1	0	K	K	K	K	К

Execution

$$(SP) - 1 \rightarrow SP$$

 $(PC) + 1 \rightarrow TOS$

interrupt vector specified by $K \rightarrow PC$

1 → INTM

Status Bits

Affects INTM and IFR

Description

This instruction transfers program control to the interrupt vector specified by K. This instruction allows you to use your application software to execute any interrupt service routine. For a list of interrupts and their corresponding K value, see Appendix B.

During execution of the instruction, the PC is incremented by 1 and pushed onto the TOS. Then, the interrupt vector specified by K is loaded in the PC and the interrupt service routine for this interrupt is executed. The corresponding bit in the interrupt flag register (IFR) is cleared and interrupts are globally disabled (INTM = 1). The interrupt mask register (IMR) has no effect on the INTR instruction. INTR is executed regardless of the value of INTM.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

3 cycles

Classes

Class 35 (see page 3-72)

Example

INTR 3

	Before Instruction		After Instruction
PC	0025	PC	FF8C
INTM	0	INTM	1
IPRT	01FF	IPRT	01FF
SP	1000	SP	OFFF
Data Memory			
0FFFh	9653	0FFFh	0026

- 1: LD Smem, dst
- 2: LD Smem, TS, dst
- 3: LD Smem, 16, dst
- 4: LD Smem [, SHIFT], dst
- 5: LD Xmem, SHFT, dst
- 6: LD #K, dst
- 7: LD #lk [, SHFT], dst
- 8: **LD** #/k, **16**, dst
- 9: LD src, ASM [, dst]
- 10: **LD** *src* [, *SHIFT*] [, *dst*]

For additional load instructions, see Load T/DP/ASM/ARP on page 4-70.

Operands

Smem:

Single data-memory operand

Xmem:

Dual data-memory operands

src, dst:

A (accumulator A)

B (accumulator B)

 $0 \le K \le 255$

 $-32768 \le lk \le 32767$

-16 ≤ SHIFT ≤ 15

 $0 \le SHFT \le 15$

Opcode

1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	0	D	1	Α	Α	Α	Α	Α	Α	Α

2:

15	14	13	12	11	10	9	8	_ 7	6	5	4	3	2	1	0
0	0	0	1	0	1	0	D	1	Α	Α	Α	Α	Α	Α	Α

3:

15	14	13	12_	11	10	9	8	7	6	5	4	3	2_	_1_	0
0	1	0	0	0	1	0	D	1	Α	Α	Α	Α	Α	Α	Α

4:

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1	1	1	1	1	Α	Α	Α	Α	Α	Α	Α
0	0	0	0	1	1	0	D	0	1	0	s	Н	ī	F	T

-.

J.	•																
	15	14	13	12	11_	10	9	8_	7_	6	5	4	3	2	1	0	
	1	0	0	1	0	1	0	D	X	X	X	Х	S	Н	F	Ŧ	l

6:

٠.							_	_	_	_	_		_	_		_
	15	14	13	12	11	10	9	8_	7	6	5	4	3_	2	_1_	0_
ſ	1	1	1	0	1	0	0	D	К	K	K	K	K	K	K	Κ

7:																
	15	14	13	12	11	10	9	88	7	6	5_	4	3	2	1	0
	1	1	1	1	0	0	0	D	0	0	1	0	S	Н	F	Т
							1	6-bit c	onsta	nt						
8:																
	15	14	13	12	_11_	10	9	8	_ 7	6	_5_	4	3	2	1	_0_
	1	1	1	1	0	0	0	D	0	1	1	0	0	0	1	0
							1	6-bit c	consta	nt				·		
9:	:															
	15	14	13	12	11	10	9	8	7	6	5	4	3	_ 2	1	0
	1	1	1	1	0	1	s	D	1	0	0	0_	0	0	1	0
1	0:						_									
	15	14	13	12	11	10	9	8_	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	s	D	0	1	0	S	Н	1	F	Т

Execution

- 1: (Smem) → dst
- 2: $(Smem) \ll TS \rightarrow dst$
- 3: (Smem) << 16 → dst
- 4: (Smem) << SHIFT → dst
- 5: (Xmem) << SHFT → dst
- 6: K → dst
- 7: lk << SHFT → dst
- 8: $lk \ll 16 \rightarrow dst$
- 9: $(src) \ll ASM \rightarrow dst$
- 10: (src) $\lt\lt$ SHIFT \rightarrow dst

Status Bits

Affected by SXM in all accumulator loads

Affected by OVM in loads with SHIFT or ASM shift

Affects OVdst (or OVsrc, when dst = src) in loads with SHIFT or ASM shift

Description

This instruction loads the accumulator (dst, or src if dst is not specified) with a data-memory value or an immediate value, supporting different shift quantities. Additionally, the instruction supports accumulator-to-accumulator moves with shift.

Notes: The following syntaxes are assembled as a different syntax in certain cases. Syntax 4: If SHIFT = 0, the instruction opcode is assembled as syntax 1. ☐ Syntax 4: If 0 < SHIFT ≤ 15 and Smem indirect addressing mode is included in Xmem, the instruction opcode is assembled as syntax 5. Syntax 5: If SHFT = 0, the instruction opcode is assembled as syntax 1. Syntax 7: If SHFT = 0 and $0 \le lk \le 255$, the instruction opcode is assembled as syntax 6. Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 word Words Syntaxes 4, 7, and 8: 2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 cycle Cycles Syntaxes 4, 7, and 8: 2 cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Syntaxes 1, 2, 3, and 5: Class 3A (see page 3-5) Classes Syntaxes 1, 2, and 3: Class 3B (see page 3-6) Syntax 4: Class 4A (see page 3-7) Syntax 4: Class 4B (see page 3-8) Syntaxes 6, 9, and 10: Class 1 (see page 3-3) Syntaxes 7 and 8: Class 2 (see page 3-4) Example 1 LD *AR1, A **After Instruction Before Instruction** 00 0000 FEDC Α 00 0000 0000 SXM SXM AR1 0200 AR1 0200 **Data Memory**

0200h

FEDC

0200h

Example 2	LD *AR1, A			
		Before Instruction		After Instruction
	A	00 0000 0000	Α _	FF FFFF FEDC
	S	(M1	SXM	1
	AF	R1 0200	AR1	0200
	Data Memory			
	020	00h FEDC	0200h	FEDC
Example 3	LD *AR1, T	S, B		
		Before Instruction		After Instruction
		B 00 0000 0000	В	FF FFFE DC00
	S	XM 1	SXM [1
	Α	R1 0200	AR1	0200
	•	Т	т [8
	Data Memory			
	02	00h FEDC	0200h	FEDC
Example 4	LD *AR3+,	16, A		
		Before Instruction		After Instruction
		A 00 0000 0000	Α [FF FEDC 0000
	\$	SXM 1	SXM [1
	,	AR3 0300	AR1	0301
	Data Memory	,		
	0	300h FEDC	0300h	FEDC
Example 5	LD #248, B			
		Before Instruction		After Instruction
		B 00 0000 0000	В	00 0000 00F8
		SXM 1	SXM	1
Example 6	LD A, 8, B			
		Before Instruction		After Instruction
		A 00 7FFD 0040	Α	00 7FF0 0040
		B 00 0000 FFFF	В	7F FD00 4000
	•	OVB 0	OVB	1
	:	SXM 1	SXM	1
τ	Data Memory 0	200h FEDC	0200h	FEDC

- 1: LD Smem, T
- 2: LD Smem, DP
- 3: LD #k9, DP
- 4: LD #k5, ASM
- 5: **LD** #k3, **ARP**
- 6: LD Smem, ASM

For additional load instructions, see *Load Accumulator With Shift* on page 4-66.

Operands

Smem: Single data-memory operand

 $0 \le k9 \le 511$ -16 \le k5 \le 15 $0 \le k3 \le 7$

Opcode

1:

	15	14	13	12	11	10	9	8	7	6	5	4_	3	2	1	0
ſ	0	0	1	1	0	0	0	0	1	Α	Α	Α	Α	Α	Α	Α

2:

15	14	13	12	11	10	9_	8	7	6	5	4_	3	2_	1	0
0	1	0	0	0	1	1	0	1	Α	Α	Α	Α	Α	Α	Α

3:

15	14	13	12_	11	10	9	8	7	6	5	4	3	2	_ 1	_0_
1	1	1	0	1	0	1	K	К	K	К	К	К	K	K	K

4:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1	0	0	0	K	K	K	K	Κ

5:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1	0_
1	1	1	1	0	1	0	0	1	0	1	0	0	K	К	К

6:

15	14	13	12	11	10	9	8_	7	6	5	4	3	2	1	0
0	0	1	1	0	0	1	0	1	Α	Α	Α	Α	Α	Α	Α.

Execution

- 1: (Smem) → T
- 2: (Smem(8-0)) → DP
- 3: k9 → DP
- 4: k5 → ASM
- 5: $k3 \rightarrow ARP$
- 6: (Smem(4–0)) → ASM

Status Bits

None

Description		oads a value into T or into the DF ne loaded can be a single data-	
Words	1 word		
	Add 1 word wher with an Smem.	n using long-offset indirect addre	essing or absolute addressing
Cycles	Syntaxes 1, 3, 4 Syntax 2: 3 cycle	, 5, and 6: 1 cycle es	
	Add 1 cycle when with an Smem.	n using long-offset indirect addre	essing or absolute addressing
Classes	Syntaxes 1 and Syntax 2: Class Syntax 2: Class	6: Class 3A (see page 3-5) 6: Class 3B (see page 3-6) 5A (see page 3-9) 5B (see page 3-9) nd 5: Class 1 (see page 3-3)	
Example 1	LD *AR3+, T		
	T AR3 Data Memory 0300h	Before Instruction 0000 0300 FEDC	### After Instruction T
Example 2	LD *AR4, DP		
	AR4 DP	Before Instruction 0200 1FF	After Instruction AR4 0200 DP 0DC
	Data Memory	, Dane	0200h FEDC
Example 3	0200h	FEDC	
	DP	Before Instruction 1FF	After Instruction DP 017
Example 4	LD 15, ASM		
	ASM	Before Instruction 00	After Instruction ASM 0F
Example 5	LD 3, ARP		
	ARP	Before Instruction 0	After Instruction ARP3

LD Load T/DP/ASM/ARP

Example 6	LD DATO, ASM		
		Before Instruction	After Instruction
	ASM	00	ASM 1C
	DP	004	DP 004
	Data Memory		
	0200h	FEDC	0200h FEDC

LDM MMR, dst

Operands

MMR:

Memory-mapped register

dst:

A (accumulator) B (accumulator)

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	D	1	Α	Α	Α	Α	Α	Α	Α

Execution

(MMR) → dst

Status Bits

None

Description

This instruction loads dst with the value memory memory-mapped register MMR. The nine MSBs of the effective address are cleared to 0 to designate data page 0, regardless of the current value of DP or the upper nine bits of ARx. This instruction is not affected by the value of SXM.

Words

1 word

Cycles

1 cycle

Classes

Class 3A (see page 3-5)

Example 1

LDM AR4, A

	Before Instruction	After Instru	ction
Α	00 0000 1111	A 00 0000	FFFF
AR4	FFFF	AR4	FFFF

Example 2

LDM 060h, B

	Before Instruction	After Instruction	1
В	00 0000 0000	B 00 0000 1234]

Data Memory

0060h 0060h

LD||MAC[R] Load Accumulator With Parallel Multiply Accumulate With/Without Rounding

Syntax

LD Xmem, dst

|| MAC[R] Ymem [, dst_]

Operands

dst:

A (accumulator A)

B (accumulator B)

dst_:

If dst = A, then $dst_{-} = B$; if dst = B, then $dst_{-} = A$

Xmem, Ymem:

Dual data-memory operands

Opcode

15	14	13	12	11	10	9	88	7_	6	5_	4	3	2	1	0
1	0	1	0	1	0	R	D	Х	X	X	Х	Υ	Υ	Υ	Υ

Execution

 $(Xmem) << 16 \rightarrow dst (31-16)$

If (Rounding)

Round (((Ymem) \times (T)) + (dst_)) \rightarrow dst_

Else

$$((Ymem) \times (T)) + (dst_) \rightarrow dst_$$

Status Bits

Affected by SXM, FRCT, and OVM

Affects OVdst_

Description

This instruction loads the high part of *dst* (bits 31–16) with a 16-bit dual data-memory operand *Xmem* shifted left 16-bits. In parallel, this instruction multiplies a dual data-memory operand *Ymem* by the content of T, adds the result of the multiplication to *dst_*, and stores the result in *dst_*.

If you use the R suffix, this instruction optionally rounds the result of the multiply and accumulate operation by adding 2^{15} to the result and clearing the LSBs (15–0) to 0, and stores the result in dst.

Words

1 word

Cycles

1 cycle

Classes

Class 7 (see page 3-12)

Example 1

LD *AR4+, A

	Before Instruction		After Instruction
Α	00 0000 1000	Α	00 1234 0000
В	00 0000 1111	В	00 010C 9511
т	0400	Т	0400
FRCT	0	FRCT	0
AR4	0100	AR4	0101
AR5	0200	AR5	0201
Data Memory			
0100h	1234	0100h	1234
0200h	4321	0200h	4321

Example 2	LD *AR4+, A MACR *AR5+,	В	
		Before Instruction	After Instruction
	Α	00 0000 1000	A 00 1234 0000
	В	00 0000 1111	B 00 010D 0000
	т	0400	T 0400
	FRCT	0	FRCT 0
	AR4	0100	AR4 0101
	AR5	0200	AR5 0201
	Data Memory		
	0100h	1234	0100h 1234
	0200h	4321	0200h 4321

LD||MAS[R] Load Accumulator With Parallel Multiply Subtract With/Without Rounding

Syntax

LD Xmem, dst

| MAS[R] Ymem [, dst_]

Operands

Xmem, Ymem:

Dual data-memory operands

dst:

A (accumulator A) B (accumulator B)

dst_:

If dst = A, then $dst_{-} = B$; if dst = B, then $dst_{-} = A$

Opcode

15	14_	13	12	11	10	9	8_	7	6	5	4	3	2	1	0
1	0	1	0	1	1	R	D	Х	Х	Х	Х	Υ	Υ	Υ	Υ

Execution

 $(Xmem) << 16 \rightarrow dst (31-16)$

If (Rounding)

Round $((dst_) - ((T) \times (Ymem))) \rightarrow dst_$

Else

 $(dst_{-}) - ((T) \times (Ymem)) \rightarrow dst_{-}$

Status Bits

Affected by SXM, FRCT, and OVM

Affects OVdst_

Description

This instruction loads the high part of dst (bits 31–16) with a 16-bit dual data-memory operand Xmem shifted left 16 bits. In parallel, this instruction multiplies a dual data-memory operand Ymem by the content of T, subtracts the result of the multiplication from dst_{-} , and stores the result in dst_{-} .

If you use the R suffix, this instruction optionally rounds the result of the multiply and subtract operation by adding 2^{15} to the result and clearing the LSBs (15–0) to 0, and stores the result in dst.

Words

1 word

Cycles

1 cycle

Classes

Class 7 (see page 3-12)

Example 1	LD *AR4+, A		
	•	Before Instruction	After Instruction
	Α	00 0000 1000	00 1234 0000
	В	00 0000 1111	FF FEF3 8D11
	Т	0400	0400
	FRCT	0 FF	CT 0
	AR4	0100 A	R4 0101
	AR5	0200 A	R5 0201
	Data Memory		
	0100h	1234 01	00h 1234
	0200h	4321 02	00h 4321
Example 2	LD *AR4+, A		
	MASR *AR5+, B		
	MASR *AR5+, B	Before Instruction	After Instruction
	MASR *AR5+, B	00 0000 1000	A 00 1234 0000
		00 0000 1000	A 00 1234 0000 B FF FEF4 0000
	Α	00 0000 1000 00 0000 1111 0400	A 00 1234 0000 B FF FEF4 0000 T 0400
	А В	00 0000 1000 00 0000 1111 0400	A 00 1234 0000 B FF FEF4 0000
	A B T	00 0000 1000 00 0000 1111 0400	A 00 1234 0000 B FF FEF4 0000 T 0400
	A B T FRCT	00 0000 1000 00 0000 1111 0400 0 FF	A 00 1234 0000 B FF FEF4 0000 T 0400 RCT 0
	A B T FRCT AR4	00 0000 1000 00 0000 1111 0400 0 0100 A	A 00 1234 0000 B FF FEF4 0000 T 0400 RCT 0 R4 0101 R5 0201
	A B T FRCT AR4 AR5	00 0000 1000 00 0000 1111 0400 0 0100 A	A 00 1234 0000 B FF FEF4 0000 T 0400 RCT 0 R4 0101

LDR Load Memory Value in Accumulator High With Rounding

Data Memory

0200h

Syntax	LDR Smem, dst
Operands	Smem: Single data-memory operand dst: A (accumulator A) B (accumulator B)
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 D I A A A A A A
Execution	(Smem) << 16 + 1 << 15 → dst(31–16)
Status Bits	Affected by SXM
Description	This instruction loads the data-memory value <i>Smem</i> shifted left 16 bits into the high part of <i>dst</i> (bits 31–16). <i>Smem</i> is rounded by adding 2 ¹⁵ to this value and clearing the LSBs (15–0) of the accumulator to 0. Bit 15 of the accumulator is set to 1.
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 3A (see page 3-5) Class 3B (see page 3-6)
Example	LDR *AR1, A Before Instruction After Instruction A 00 0000 0000 A 00 FEDC 8000 SXM 0 SXM 0

0200

FEDC

AR1

0200h [

0200

FEDC

Syntax	LDU Smem, dst
Operands	Smem: Single data-memory operand dst: A (accumulator A) B (accumulator B)
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 0 0 1 D I A A A A A A
Execution	(Smem) \rightarrow dst(15–0) 00 0000h \rightarrow dst(39–16)
Status Bits	None
Description	This instruction loads the data-memory value <i>Smem</i> into the low part of <i>dst</i> (bits 15–0). The guard bits and the high part of <i>dst</i> (bits 39–16) are cleared to 0. Data is then treated as an unsigned 16-bit number. There is no sign extension regardless of the status of the SXM bit.
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 3A (see page 3-5) Class 3B (see page 3-6)
Example	LDU *AR1, A Before Instruction After Instruction A

FEDC

Data Memory

0200h [

4-79

FEDC

0200h

LMS Xmem, Ymem **Syntax Operands** Xmem, Ymem: **Dual data-memory operands** 12 10 13 11 Opcode Х Х 0 0 $((A) + (Xmem)) << 16 + 2^{15} \rightarrow A$ **Execution** (B) + (Xmem) \times (Ymem) \rightarrow B Affected by SXM, FRCT, and OVM **Status Bits** Affects C, OVA, and OVB This instruction executes the least mean square (LMS) algorithm. The dual Description data-memory operand Xmem is added to accumulator A and shifted left 16 bits. The result is rounded by adding 215 to the high part of the accumulator (bits 31-16). The result is stored in accumulator A. In parallel, Xmem and Ymem are multiplied and the result is added to accumulator B. Xmem does not overwrite T; therefore, T always contains the error value used to update coefficients. 1 word Words Cycles 1 cycle Class 7 (see page 3-12) Classes **Example** LMS *AR3+, *AR4+ **After Instruction Before Instruction** A 00 77CD 0888 00 7777 8888

• • •			
В	00 0000 0100	В	00 0000 3972
FRCT	0	FRCT	0
AR3	0100	AR3	0101
AR4	0200	AR4	0201
Data Memory			
0100h	0055	0100h	0055
0200h	AA00	0200h	AA00

LTD Smem

Operands

Single data-memory operand Smem:

Opcode

 15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1	0_
									Α						

Execution

 $(Smem) \rightarrow T$

(Smem) → Smem + 1

Status Bits

None

Description

This instruction copies the content of a single data-memory location Smem into T and into the address following this data-memory location. When data is copied, the content of the address location remains the same. This function is useful for implementing a Z delay in digital signal processing applications. This function also contains the memory delay instruction (page 4-41).

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Class 24A (see page 3-56) Class 24B (see page 3-56)

Example

LTD *AR3

	Before Instruction		After Instruction
т	0000	T	6CAC
AR3	0100	AR3	0100
Data Memory			
0100h	6CAC	0100h	6CAC
0101h	xxxx	0101h	6CAC

- 1: MAC[R] Smem, src
- 2: MAC[R] Xmem, Ymem, src [, dst]
- 3: MAC #lk, src [, dst]
- 4: MAC Smem, #lk, src [, dst]

Operands

Smem:

Single data-memory operands

Xmem, Ymem:

Dual data-memory operands

src, dst:

A (accumulator A)

B (accumulator B)

 $-32768 \le lk \le 32767$

Opcode

1:

15	14	13_	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	0	R	S	-	Α	Α	Α	Α	Α	Α	Α

2:

	15	14	13	12	11	10	9	8	7	6	5_	4	3	_ 2	1	0
ſ	1	0	1	1	0	R	S	D	Х	X	X	X	Υ	Υ	Υ	Υ

3:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1	1	1	1	0	0	s	D	0	1	1	0	0	1	1	1
							10	6-bit c	onsta	nt						

4:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	0	1	1	0	0	1	s	D	ı	Α	Α	Α	Α	Α	Α	Α
Ī							1	6-bit c	onsta	nt						

Execution

- 1: $(Smem) \times (T) + (src) \rightarrow src$
- 2: $(Xmem) \times (Ymem) + (src) \rightarrow dst$

(Xmem) → T

- 3: $(T) \times lk + (src) \rightarrow dst$
- 4: (Smem) \times lk + (src) \rightarrow dst

(Smem) → T

Status Bits

Affected by FRCT and OVM

Affects OVdst (or OVsrc, if dst is not specified)

Description

This instruction multiplies and adds with or without rounding. The result is stored in *dst* or *src*, as specified. For syntaxes 2 and 4, the data-memory value after the instruction is stored in T. T is updated in the read phase.

If you use the R suffix, this instruction rounds the result of the multiply and accumulate operation by adding 2¹⁵ to the result and clearing the LSBs (15–0) to 0.

Words	Syntaxes 1 and 2: 1 word Syntaxes 3 and 4: 2 words
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	Syntaxes 1 and 2: 1 cycle Syntaxes 3 and 4: 2 cycles
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Syntax 1: Class 3A (see page 3-5) Syntax 1: Class 3B (see page 3-6) Syntax 2: Class 7 (see page 3-12) Syntax 3: Class 2 (see page 3-4) Syntax 4: Class 6A (see page 3-10) Syntax 4: Class 6B (see page 3-11)
Example 1	Before Instruction After Instruction A
Example 2	MAC #345h, A, B Before Instruction After Instruction A 00 0000 1000 A 00 0000 1000 B 00 0000 0000 B 00 001A 3800 T 0400 T 0400 FRCT 1 FRCT 1
Example 3	MAC *AR5+, #1234h, A Before Instruction A 00 0000 1000 A 00 0626 1060 T 0000 T 5678 FRCT 0 AR5 0 AR5 0100 AR5 0101 Data Memory 0100h 5678 0100h 5678
	0100h 5678 0100h 5678

Example 4	MAC *AR5+, *AR6	+,A, B		
		Before Instruction		After Instruction
	Α	00 0000 1000	Α	00 0000 1000
	В	00 0000 0004	В	00 0C4C 10C0
	Т	0008	T	5678
	FRCT	1	FRCT	1
	AR5	0100	AR5	0101
	AR6	0200	AR6	0201
	Data Memory			
	0100h	5678	0100h	5678
	0200h	1234	0200h	1234
Example 5	MACR *AR5+, A			
		Before Instruction		After Instruction
	Α	00 0000 1000	Α	00 0049 0000
	Т	0400	Τ	0400
	FRCT	0	FRCT	0
	AR5	0100	AR5	0101
	Data Memory			
	0100h	1234	0100h	1234
Example 6	MACR *AR5+, *AR	6+,A, B		
		Before Instruction		After Instruction
	Α	00 0000 1000	Α	00 0000 1000
	В	00 0000 0004	В	00 0C4C 0000
	T	0008	Т	5678
	FRCT	1	FRCT	1
	AR5	0100	AR5	0101
	AR6	0200	AR6	0201
	Data Memory			
	0100h	5678	0100h	5678
	0200h	1234	0200h	1234

1: MACA[R] Smem [, B]

2: MACA[R] T, src [, dst]

Operands

Smem: Single data-memory operand

src, dst: A (accumulator A)

B (accumulator B)

Opcode

• •																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
[1										

2:

1.

15	14	13	12_	11	10	9	8	7_	6	5_	4	3	2	1	0
1	1	1	1	0	1	s	D	1	0	0	0	1	0	0	R

Execution

1: $(Smem) \times (A(32-16)) + (B) \rightarrow B$ (Smem) → T

2: $(T) \times (A(32-16)) + (src) \rightarrow src$

Status Bits

Affected by FRCT and OVM

Affects OVdst (or OVsrc, if dst is not specified) and OVB in syntax 1

Description

This instruction multiplies the high part of accumulator A (bits 32-16) by a single data-memory operand Smem or by the content of T, adds the product to accumulator B (syntax 1) or to src. The result is stored in accumulator B (syntax 1) or in dst or src if no dst is specified. A(32-16) is used as a 17-bit operand for the multiplier.

If you use the R suffix, this instruction rounds the result of the multiply by accumulator A operation by adding 215 to the result and clearing the 16 LSBs of dst (bits 15-0) to 0.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Syntaxes 1 and 2: Class 3A (see page 3-5) Syntaxes 1 and 2: Class 3B (see page 3-6) Syntaxes 3 and 4: Class 1 (see page 3-3)

Example 1	MACA *AR5+	
	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	B 00 0000 0000	B 00 0626 0060
	T 0400	T 5678
		FRCT 0
		AR5 0101
		ARO [0101]
	Data Memory	0100h 5678
	0100h 5678	5676
Example 2	MACA T, B, B	
	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	B 00 0002 0000	B 00 009D 4BA0
	T 0444	T 0444
	FRCT 1	FRCT 1
Example 3	MACAR *AR5+, B	
Example o	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	B 00 0000 0000	B 00 0626 0000
	T 0400	T 5678
		FRCT 0
		AR5 0101
		AR3 0101
	Data Memory	04001
	0100h5678	0100h5678
Example 4	MACAR T, B, B	
	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	B 00 0002 0000	B 00 009D 0000
	T 0444	T 0444
	FRCT 1	FRCT 1

MACD Smem, pmad, src

Operands

Smem:

Single data-memory operand

src:

A (accumulator A)

B (accumulator B)

 $0 \le pmad \le 65535$

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	0	1	s	1	Α	Α	Α	Α	Α	Α	Α
						1	6-bit c	onsta	nt						

Execution

```
pmad → PAR
If (RC) \neq 0
Then
   (Smem) × (Pmem addressed by PAR) + (src) → src
   (Smem) → T
   (Smem) → Smem + 1
   (PAR) + 1 → PAR
Else
   (Smem) × (Pmem addressed by PAR) + (src) → src
   (Smem) \rightarrow T
```

Status Bits

Affected by FRCT and OVM

(Smem) → Smem + 1

Affects OVsrc

Description

This instruction multiplies a single data-memory value Smem by a programmemory value pmad, adds the product to src, and stores the result in src. The data-memory value Smem is copied into T and into the next address following the Smem address. When this instruction is repeated, the program-memory address (in the program address register PAR) is incremented by 1. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction. This function also contains the memory delay instruction (page 4-41).

Words

2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

3 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 23A (see page 3-53) Class 23B (see page 3-55)

MACD Multiply by Program Memory and Accumulate With Delay

Example	MACD *AR3-, C	OEFFS, A		
		Before Instruction	A	fter Instruction
	Α	00 0077 0000	Α [00 007D 0B44
	Т	0008	т [0055
	FRCT	0	FRCT [0
	AR3	0100	AR3	00FF
	Program Memory			
	COEFFS	1234	COEFFS [1234
	Data Memory			
	0100h	0055	0100h 🗌	0055
	0101h	0066	0101h	0055

MACP Smem, pmad, src

Operands

Smem:

Single data-memory operand

src:

A (accumulator A)

B (accumulator B)

 $0 \le pmad \le 65535$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
ſ	0	1	1	1	1	0	0	S	1	Α	Α	Α	Α	Α	Α	Α
ſ								6-bit c	onsta	nt						

Execution

```
(pmad) → PAR

If (RC) ≠ 0

Then

(Smem) × (Pmem addressed by PAR) + (src) → src
(Smem) → T

(PAR) + 1 → PAR

Else

(Smem) × (Pmem addressed by PAR) + (src) → src
(Smem) → T
```

Status Bits

Affected by FRCT and OVM

Affects OVsrc

Description

This instruction multiplies a single data-memory value *Smem* by a program-memory value *pmad*, adds the product to *src*, and stores the result in *src*. The data-memory value *Smem* is copied into T. When this instruction is repeated, the program-memory address (in the program address register PAR) is incremented by 1. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction.

Words

2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

3 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 22A (see page 3-50) Class 22B (see page 3-52)

MACP Multiply by Program Memory and Accumulate

Example	MACP	*AR3-, COEFFS, A		
		Before Instruction		After Instruction
	Α	00 0077 0000	Α	00 007D 0B44
	T	0008	Т	0055
	FRCT	0	FRCT	0
	AR3	0100	AR3	OOFF
	Program Memory			
	COEFFS	1234	COEFFS	1234
	Data Memory			
	0100h	0055	0100h	0055
	0101h	0066	0101h	0066

MACSU Xmem, Ymem, src

Operands

Xmem, Ymem: Dual data-memory operands

src:

A (accumulator A) B (accumulator B)

Opcode

15	14	13	12	_11_	10	9	8	7	6	5	4	_3_	2	_1_	0
1	0	1	0	0	1	1	S	Х	Х	Х	X	Υ	Υ	Υ	Υ

Execution

unsigned(Xmem) \times signed(Ymem) + (src) \rightarrow src

Before Instruction

 $(Xmem) \rightarrow T$

Status Bits

Affected by FRCT and OVM

Affects OVsrc

Description

This instruction multiplies an unsigned data-memory value Xmem by a signed data-memory value Ymem, adds the product to src, and stores the result in src. The 16-bit unsigned value Xmem is stored in T. T is updated with the unsigned value Xmem in the read phase.

The data addressed by Xmem is fed from the D bus. The data addressed by Ymem is fed from the C bus.

Words

1 word

Cycles

1 cycle

Data

Classes

Class 7 (see page 3-12)

Example

MACSU *AR4+, *AR5+, A

Α	00 0000 1000	Α	00 09A0 AA84
Т	0008	Т	8765
FRCT	0	FRCT	0
AR4	0100	AR4	0101
AR5	0200	AR5	0201
Memory			
0100h	8765	0100h	8765
0200h	1234	0200h	1234

After Instruction

MAR Smem

Operands

Smem: Single data-memory operand

Opcode

	15_	14	13	12	11	10	9	8	7	6	5	4	3	2	_ 1	0_
Г	0	1	1	0	1	1	0	1	ı	Α	Α	Α	Α	Α	Α	Α

Execution

In indirect addressing mode, the auxiliary register is modified as follows:

If compatibility is on (CMPT = 1), then:

If (ARx = AR0)

AR(ARP) is modified ARP is unchanged

Else

ARx is modified x → ARP

Else compatibility is off (CMPT = 0)

ARx is modified ARP is unchanged

Status Bits

Affected by CMPT

Affects ARP (if CMPT = 1)

Description

This instruction modifies the content of the selected auxiliary register (ARx) as specified by *Smem*. In compatibility mode (CMPT = 1), this instruction modifies the ARx content as well as the auxiliary register pointer (ARP) value.

If CMPT = 0, the auxiliary register is modified but ARP is not.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing

with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Class 1 (see page 3-3) Class 2 (see page 3-4)

Example 1

MAR *AR3+

	Before Instruction	After Instruction
CMPT	0	CMPT 0
ARP	0	ARP 0
AR3	0100	AR3 0101

Example 2	MAR *-				
Example 2	THAC		Before Instruction		After Instruction
		CMPT	1	CMPT	1
		ARP	4	ARP	4
		AR4	0100	AR4	00FF
Example 3	MAR *AR3				
			Before Instruction	_	After Instruction
		CMPT	1	CMPT [1
		ARP	0	ARP [3
		AR0	0008	AR0	0008
		AR3	0100	AR3	00F8
				_	
Example 4	MAR *+AR	3			
			Before Instruction		After Instruction
		CMPT	1	СМРТ [1
		ARP	0	ARP [3
		AR3	0100	AR3	0164
Example 5	MAR *+AR	3			
			Before Instruction		After Instruction
		CMPT	1	СМРТ [1
		ARP	0	ARP [3
		AR3	0100	AR3	0090
		,	V2.VV		

1: MAS[R] Smem, src

2: MAS[R] Xmem, Ymem, src [, dst]

Operands

Smem:

Single data-memory operand

Xmem, Ymem:

Dual data-memory operands

src, dst:

A (accumulator A) B (accumulator B)

Opcode

1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1	0
0	0	1	0	1	1	R	S	I	Α	Α	Α	Α	Α	Α	Α

2:

15	14	13	12	11	10	9	8_	7	6	5	4	3	2	1	0_
1	0	1	1	1	R	s	D	Х	X	Х	Х	Υ	Υ	Υ	Υ

Execution

1: $(src) - (Smem) \times (T) \rightarrow src$

2: $(src) - (Xmem) \times (Ymem) \rightarrow src$

 $(Xmem) \rightarrow T$

Status Bits

Affected by FRCT and OVM

Affects OVdst (or OVsrc, if dst = src)

Description

This instruction multiplies an operand by the content of T or multiplies two operands, subtracts the result from *src*, if specified, or dst, and stores the result in *src* or *dst*, as specified. *Xmem* is loaded into T in the read phase.

If you use the R suffix, this instruction rounds the result of the multiply and subtract operation by adding 2^{15} to the result and clearing bits 15–0 of the result to 0.

The data addressed by *Xmem* is fed from DB and the data addressed by *Ymem* is fed from CB.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Syntax 1: Class 3A (see page 3-5) Syntax 1: Class 3B (see page 3-6) Syntax 2: Class 7 (see page 3-12)

Example 1	MAS *AR5+, A		
		Before Instruction	After Instruction
	Α	00 0000 1000	A FF FFB7 4000
	Т	0400	T 0400
	FRCT	0	FRCT 0
	AR5	0100	AR5 0101
	Data Memory		
	0100	1234	0100h 1234
Example 2	MAS *AR5+, *AR	6+, A, B	
		Before Instruction	After Instruction
	Α	00 0000 1000	A 00 0000 1000
	В	00 0000 0004	B FF F3B4 0F40
	Т	0008	T 5678
	FRCT	1	FRCT 1
	AR5	0100	AR5 0101
	AR6	0200	AR6 0201
	Data Memory		
	0100h	5678	0100h 5678
	0200h	1234	0200h 1234
Example 3	MASR *AR5+, A		
		Before Instruction	After Instruction
	Α	00 0000 1000	A FF FFB7 0000
	Т	0400	T 0400
	FRCT	0	FRCT 0
	AR5	0100	AR5 0101
	Data Memory		
	0100h	1234	0100h 1234

MAS[R] Multiply and Subtract With/Without Rounding

	Before Instruction		After Instruction
Α	00 0000 1000	Α	00 0000 1000
В	00 0000 0004	В [FF F3B4 0000
Т	0008	т	5678
FRCT	1	FRCT	1
AR5	0100	AR5	0101
AR6	0200	AR6	0201
Data Memory			
0100h	5678	0100h	5678
0200h	1234	0200h	1234

personner i pregrammica appresentati inforca e

MASA Smem [, B] 1:

2: MASA[R] T, src [, dst]

Operands

Single data-memory operand Smem:

A (accumulator A) src, dst:

B (accumulator B)

Opcode

1:																
	15	14	13	12	11	10_	9_	8	7	6	5	4	3	2	1	0
						0										

2:

15	14	13_	12	11	10	9	8_	7	6	_5_	4	3	2	_1_	0_
1	1	1	1	0	1	S	D	1	0	0	0	1	0	1	R

Execution

1: (B) - (Smem) \times (A(32-16)) \rightarrow B

 $(Smem) \rightarrow T$

2: $(src) - (T) \times (A(32-16)) \rightarrow dst$

Status Bits

Affected by FRCT and OVM

Affects OVdst (or OVsrc, if dst is not specified) and OVB in syntax 1

Description

This instruction multiplies the high part of accumulator A (bits 32-16) by a single data-memory operand Smem or by the content of T, subtracts the result from accumulator B (syntax 1) or from src. The result is stored in accumulator B (syntax 1) or in dst or src, if no dst is specified. T is updated with the Smem value in the read phase.

If you use the R suffix in syntax 2, this instruction optionally rounds the result of the multiply by accumulator A and subtract operation by adding 215 to the result and clearing bits 15-0 of the result to 0.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Syntax 1: Class 3A (see page 3-5) Syntax 1: Class 3B (see page 3-6)

MASA[R] Multiply by Accumulator A and Subtract With/Without Rounding

Example 1	MASA *AR5+	
	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	B 00 0002 0000	B FF F9DB FFA0
	T 0400	T 5678
	FRCT 0 F	RCT 0
	AR5 0100	NR5 0101
	Data Memory	
	0100h 5678 0°	100h 5678
Example 2	MASA T, B	
	Before Instruction	After Instruction
	A 00 1234 0000	A 00 1234 0000
	Language Control of the Control of t	• • • • • • • • • • • • • • • • • • • •
	B 00 0002 0000	B FF FF66 B460
	B 00 0002 0000 T 0444	B FF FF66 B460
Example 3	B 00 0002 0000 T 0444	B FF FF66 B460 T 0444
Example 3	B 00 0002 0000 T 0444 FRCT 1	B FF FF66 B460 T 0444
Example 3	B 00 0002 0000 T 0444 FRCT 1 F	B FF FF66 B460 T 0444 FRCT 1
Example 3	B 00 0002 0000 T 0444 FRCT 1 F	B FF FF66 B460 T 0444 RCT 1
Example 3	B 00 0002 0000 T 0444 FRCT 1 F MASAR T, B Before Instruction A 00 1234 0000	B FF FF66 B460 T 0444 RCT 1 After Instruction A 00 1234 0000

Syntax MAX dst A (accumulator A) **Operands** dst: B (accumulator B) Opcode 0 D 0 0 0 0 1 0 1 **Execution** If (A > B)Then $(A) \rightarrow dst$ $0 \rightarrow C$ Else (B) \rightarrow dst 1 → C **Status Bits** Affects C This instruction compares the content of the accumulators and stores the max-Description imum value in dst. If the maximum value is in accumulator A, the carry bit, C, is cleared to 0; otherwise, it is set to 1. Words 1 word Cycles 1 cycle Class 1 (see page 3-3) Classes Example 1 MAX A After Instruction **Before Instruction** FFF6 -10 FFF6 -10 В FFCB В FFCB -53 -53 С Example 2 MAX A After Instruction **Before Instruction** 00 0000 0055 00 0000 1234 Α

00 0000 1234

В

С

В

С

00 0000 1234

MIN Accumulator Minimum

Syntax

MIN dst

Operands

A (accumulator A) dst: B (accumulator B)

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	_ 3	2	1	0
1	1	1	1	0	1	0	D	1	0	0	0	0	1	1	1

Execution

If (A < B)

Then

$$(A) \rightarrow dst$$

 $0 \rightarrow C$

Else

$$(B) \rightarrow dst$$

1 \rightarrow C

Status Bits

Affects C

Description

This instruction compares the content of the accumulators and stores the minimum value in dst. If the minimum value is in accumulator A, the carry bit, C, is cleared to 0; otherwise, it is set to 1.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

MIN A

	Before Instruction			After Instruction	
Α	FFCB	-53	Α	FFCB	-53
В	FFF6	-10	В	FFF6	-10
С	1		С	0	

Example 2

MIN A

	Before Instruction	After Instruction
Α	00 0000 1234	A 00 0000 1234
В	00 0000 1234	B 00 0000 1234
С	0	C1

MPY[R] Smem, dst 1:

2: MPY Xmem, Ymem, dst

MPY Smem, #lk, dst 3:

4: MPY #lk, dst

Operands

Smem:

Single data-memory operand

Xmem, Ymem: dst:

Dual data-memory operands A (accumulator A)

B (accumulator B)

 $-32768 \le lk \le 32767$

Opcode

1:

<u>15</u>	14	13	12	11	10	9	8	7_	6	5	4	3	2	1	0_
0	0	1	0	0	0	R	D	- 1	Α	Α	Α	Α	Α	A	Α

2:

15	14	13	12	11	10	9	8	7	6	5	4	3	_2_	1_	0
1	0	1	0	0	1	0	D	Х	Х	Х	Х	Y	Υ	Υ	Υ

3:

	15	14	13	12	11	_10	9	8	7	6	5	4	3	2	1	0_
I	0	1	1	0	0	0	1	D	ŀ	Α	Α	Α	Α	Α	Α	Α
Ī	16-bit constant															

4:

	15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1_	00
ſ	1	1	1	1	0	0	0	D	0	1	1	0	0	1	1_	0
	16-bit constant															

Execution

- 1: $(T) \times (Smem) \rightarrow dst$
- 2: $(Xmem) \times (Ymem) \rightarrow dst$

 $(Xmem) \rightarrow T$

3: $(Smem) \times lk \rightarrow dst$

(Smem) → T

4: $(T) \times lk \rightarrow dst$

Status Bits

Affected by FRCT and OVM

Affects OVdst

Description

This instruction multiplies the content of T or a data-memory value by a datamemory value or an immediate value, and stores the result in dst. T is loaded with the Smem or Xmem value in the read phase.

If you use the R suffix, this instruction optionally rounds the result of the multiply operation by adding 2¹⁵ to the result and then clearing bits 15–0 to 0.

Words	Syntaxes 1 and 2: 1 word Syntaxes 3 and 4: 2 words	
	Add 1 word when using long-offset indirect addressing or absolute addressi with an Smem.	ing
Cycles	Syntaxes 1 and 2: 1 cycle Syntaxes 3 and 4: 2 cycles	
	Add 1 cycle when using long-offset indirect addressing or absolute address with an Smem.	ing
Classes	Syntax 1: Class 3A (see page 3-5) Syntax 1: Class 3B (see page 3-6) Syntax 2: Class 7 (see page 3-12) Syntax 3: Class 6A (see page 3-10) Syntax 3: Class 6B (see page 3-11) Syntax 4: Class 2 (see page 3-4)	
Example 1	MPY DAT13, A	
	Before Instruction A 00 0000 0036 A 00 0000 0054 T 0006 T 0006 FRCT 1 FRCT 1 DP 008 DP 008 Data Memory 040Dh 0007 040Dh 0007	
Example 2	MPY *AR2-, *AR4+0%, B;	
	Before Instruction After Instruction B FF FFFF FFE0 B 00 0000 0020 FRCT 0 FRCT 0 AR0 0001 AR0 0001 AR2 01FF AR2 01FE AR4 0300 AR4 0301 Data Memory 01FFh 0010 01FFh 0010 0300h 0002 0300h 0002	
Example 3	MPY #0FFFEh, A	
	Before Instruction After Instruction A 000 0000 1234 A FF FFFF C000 T 2000 T 2000 FRCT 0 FRCT 0	

Example 4	MPYR DATO, B			
		Before Instruction	Af	ter Instruction
	В	FF FE00 0001	В	0 0626 0000
	Т	1234	т 🗀	1234
	FRCT	0	FRCT	0
	DP	004	DP [004
	Data Memory			
	0200h	5678	0200h	5678

MPYA Smem 1: **Syntax** 2: MPYA dst Single data-memory operand **Operands** Smem: A (accumulator A) dst: B (accumulator B) 1: Opcode 15 10 0 1 2: 0 D 1 0 1 1 1 0 1 1 1: $(Smem) \times (A(32-16)) \rightarrow B$ Execution (Smem) → T 2: $(T) \times (A(32-16)) \rightarrow dst$ **Status Bits** Affected by FRCT and OVM Affects OVdst (OVB in syntax 1) Description This instruction multiplies the high part of accumulator A (bits 32-16) by a single data-memory operand Smem or by the content of T, and stores the result in dst or accumulator B. T is updated in the read phase. Words 1 word Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. Cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Classes Syntax 1: Class 3A (see page 3-5) Syntax 1: Class 3B (see page 3-6) Syntax 2: Class 1 (see page 3-3) Example 1 MPYA *AR2 After Instruction **Before Instruction** Α FF 8765 1111 Α FF 8765 1111 FF D743 6558 В В 00 0000 0320 Т 1234 Т 5678 **FRCT** 0 FRCT

AR2

0200h

Data Memory

0200

5678

AR2

0200h

0200

5678

Exam	ple 2
------	-------

MPYA B

Before Instruction		After Instruction
FF 8765 1111	Α	FF 8765 1111
00 0000 0320	В	FF DF4D B2A3
4567	Т	4567
0	FRCT	0
	FF 8765 1111 00 0000 0320	FF 8765 1111 A 00 0000 0320 B 4567 T

MPYU Smem, dst

Operands

Smem:

Single data-memory operand

dst:

A (accumulator A) B (accumulator B)

Opcode

_ 15	14	13	12	11	10	9	8	7	6	5	4	3	2	_ 1	0
0	0	1	0	0	1	0	D	H	Α	Α	Α	Α	Α	Α	Α

Execution

unsigned(T) \times unsigned(Smem) \rightarrow dst

Status Bits

Affected by FRCT and OVM

Affects OVdst

Description

This instruction multiplies the unsigned content of T by the unsigned content of the single data-memory operand Smem, and stores the result in dst. The multiplier acts as a signed 17 × 17-bit multiplier for this instruction with the MSB of both operands cleared to 0. This instruction is particularly useful for computing multiple-precision products, such as multiplying two 32-bit numbers to yield a 64-bit product.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 3A (see page 3-5) Class 3B (see page 3-6)

Example

MPYU *ARO-, A

	Before	e Instru	uction
Α	PF	8000	0000
T			4000
FRCT			0
AR0			1000

00	3F80	0000
		4000
		0
		OFFF
	00	00 3F80

After Instruction

Data Memory

1000h FE00 1000h FE00

MVDD Xmem, Ymem

Operands

Xmem, Ymem:

Dual data-memory operands

Opcode

15	14	13	12	11_	10	9	8	7	6	5	4	3	2	_1_	0
1	1	1	0	0	1	0	1	Х	X	X	X	Υ	Υ	Υ	Υ

Execution

(Xmem) → Ymem

Status Bits

None

Description

This instruction copies the content of the data-memory location addressed by Xmem to the data-memory location addressed by Ymem.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example

MVDD *AR3+, *AR5+

	Before Instruction
AR3	8000
AR5	0200

After Instruction AR3 8001 AR5 0201

Data Memory

0200h ABCD 8000h 1234 0200h 1234 8000h 1234

MVDK Smem, dmad **Syntax Operands** Smem: Single data-memory operand $0 \le dmad \le 65535$ Opcode 10 0 0 0 0 16-bit constant Execution $(dmad) \rightarrow EAR$ If (RC) \neq 0 Then (Smem) → Dmem addressed by EAR (EAR) + 1 → EAR Else (Smem) → Dmem addressed by EAR **Status Bits** This instruction copies the content of a single data-memory operand Smem Description to a data-memory location addressed by a 16-bit immediate value dmad (address is in the EAB address register EAR). You can use this instruction with the single-repeat instruction to move consecutive words in data memory (using indirect addressing). The number of words to be moved is one greater than the number contained in the repeat counter at the beginning of the instruction. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction. Words 2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. Cycles 2 cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 19A (see page 3-40) Classes

Class 19B (see page 3-42)

MVDK DAT10, 8000h

	Before Instruction	After Instruction
DP	004	DP 004
Data Memory		
020Ah	1234	020Ah 1234
8000h	ABCD	8000h 1234

Α

Example 1

Example 2	MVDK *AR3-, 1000h	
	Before Instruction	After Instruction
	AR3 01FF	AR3 01FE
	Data Memory	
	1000h ABCD	1000h 1234
	01FFh 1234	01FFh 1234

Operands

Syntax

MVDM dmad, MMR

MMR:

Memory-mapped register

 $0 \le dmad \le 65535$

Opcode

15	14	13	12_	11	10	9	8	7	6	5	4	3	2	1	0_
0	1	1	1	0	0	1	0	1	Α	Α	Α	Α	Α	Α	Α
	16-bit constant														

Execution

 $dmad \rightarrow DAR$

If (RC) $\neq 0$

Then

(Dmem addressed by DAR) → MMR

(DAR) + 1 → DAR

Else

(Dmem addressed by DAR) → MMR

Status Bits

None

Description

This instruction copies data from a data-memory location *dmad* (address is in the DAB address register DAR) to a memory-mapped register *MMR*. The data-memory value is addressed with a 16-bit immediate value. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction.

Words

2 words

Cycles

2 cycles

Classes

Class 19A (see page 3-40)

Example

MVDM 300h, BK

,				
		Before Instruction		After Instruction
	BK	ABCD	ВК	1234

Data Memory

0300h 1234

0300h 1234

MVDP Smem, pmad

Operands

Smem:

Single data-memory operand $0 \le pmad \le 65535$

Opcode

	15	14	13	12	11	10	9_	8	_7	. 6	5	4	3	2_	1	0
-	0	1	1	1	1	1	0	1	-	Α	Α	Α	Α	Α	Α	Α
							10	6-bit c	onsta	nt						

Execution

pmad → PAR If (RC) \neq 0 Then (Smem) → Pmem addressed by PAR $(PAR) + 1 \rightarrow PAR$ **Else**

(Smem) → Pmem addressed by PAR

Status Bits

None

Description

This instruction copies a 16-bit single data-memory operand Smem to a program-memory location addressed by a 16-bit immediate value pmad. You can use this instruction with the repeat instruction to move consecutive words in data memory (using indirect addressing) to the contiguous program-memory space addressed by 16-bit immediate values. The source and destination blocks do not have to be entirely on-chip or off-chip. When used with repeat, this instruction becomes a single-cycle instruction after the repeat pipeline starts. In addition, when repeat is used with this instruction, interrupts are inhibited. Once the repeat pipeline is started, the instruction becomes a singlecycle instruction.

Words

2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

4 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 20A (see page 3-44) Class 20B (see page 3-46)

MVDP Move Data From Data Memory to Program Memory

Example	MVDP DATO, OF	300h	
		Before Instruction	After Instruction
	DP	004	DP 004
	Data Memory		
	0200h	0123	0200h 0123
	Program Memory		
	FE00h	FFFF	FE00h 0123

Syntax	MVKD dmad, Smem						
Operands	Smem: Single data-memory operand						
	$0 \le dmad \le 65535$						
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	16-bit constant						
Execution	dmad → DAR If (RC) ≠ 0 Then (Dmem addressed by DAR) → Smem (DAR) + 1 → × DAR Else (Dmem addressed by DAR) → Smem						
Status Bits	None						
Description	This instruction moves data from data memory to data memory. The source data-memory value is addressed with a 16-bit immediate operand <i>dmad</i> and is moved to <i>Smem</i> . You can use this instruction with the single repeat instruction to move consecutive words in data memory (using indirect addressing). The number of words to move is one greater than the number contained in the repeat counter at the beginning of the instruction. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction.						
Words	2 words						
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.						
Cycles	2 cycles						
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.						
Classes	Class 19A (see page 3-40) Class 19B (see page 3-42)						
Example 1	MVKD 300h, 0 Before Instruction DP 004 DP 004						

Data Memory

0200h

0300h

1234

0200h 0300h [

1234

MVKD Move Data From Data Memory to Data Memory With Source Addressing

Example 2	MVKD 1000h, *+	AR5	
		Before Instruction	After Instruction
	AR5	01FF	AR5 0200
	Data Memory		
	1000h	1234	1000h 1234
	0200h	ABCD	0200h 1234

Syntax MVMD MMR, dmad Memory-mapped register **Operands** MMR: $0 \le dmad \le 65535$ Opcode 0 16-bit constant **Execution** $dmad \rightarrow EAR$ If (RC) \neq 0 Then (MMR) → Dmem addressed by EAR $(EAR) + 1 \rightarrow EAR$ Else (MMR) → Dmem addressed by EAR Status Bits None Description This instruction moves data from a memory-mapped register MMR to data memory. The data-memory destination is addressed with a 16-bit immediate value dmad. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction. Words 2 words Cycles 2 cycles Classes Class 19A (see page 3-40) Example MVMD AR7, 8000h After Instruction **Before Instruction**

1234

ABCD

AR7

8000h

Data Memory

1234

1234

AR7

8000h

MVMM MMRx, MMRy

Operands

MMRx: AR0-AR7, SP

MMRy: AR0-AR7, SP

Opcode

15	14	13	12	11_	10	9	8	7	6	5	_4	3	2	1_	_0_
1	1	1	0	0	1	1	1	М	М	R	Х	М	М	R	Υ

Register	MMRX/MMRY	Register	MMRX/MMRY
AR0	0000	AR5	0101
AR1	0001	AR6	0110
AR2	0010	AR7	0111
AR3	0011	SP	1000
AR4	0100		

Execution

 $(MMRx) \rightarrow MMRy$

Status Bits

None

Description

This instruction moves the content of memory-mapped register *MMRx* to the memory-mapped register *MMRy*. Only nine operands are allowed: AR0–AR7 and SP. The read operation from *MMRx* is executed in the decode phase. The write operation to *MMRy* is executed in the access phase.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example

MVMM SP, AR1

	Before Instruction
AR1	3EFF
SP	0200

	After Insti	ruction
AR1		0200
SP		0200

MVPD pmad, Smem

Operands

Smem: Single-memory operand

 $0 \le pmad \le 65535$

Opcode

15	14	13	12_	11	10	9	8	7_	6	5	4_	3	2	1_	0
0	1	1	1	1	1	0	0	-	Α	Α	Α	Α	Α	Α	Α
						10	6-bit c	onsta	ınt						

Execution

pmad \rightarrow PAR If (RC) \neq 0

Then

(Pmem addressed by PAR) → Smem

 $(PAR) + 1 \rightarrow PAR$

Else

(Pmem addressed by PAR) → Smem

Status Bits

None

Description

This instruction moves a word in program memory addressed by a 16-bit immediate value pmad to a data-memory location addressed by Smem. This instruction can be used with the repeat instruction to move consecutive words addressed by a 16-bit immediate program address to contiguous datamemory locations addressed by Smem. The source and destination blocks do not have to be entirely on-chip or off-chip. When used with repeat, this instruction becomes a single-cycle instruction after the repeat pipeline starts. In addition, when repeat is used with this instruction, interrupts are inhibited. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction.

Words

2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

3 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 21A (see page 3-47) Class 21B (see page 3-49)

MVPD Move Data From Program Memory to Data Memory

Example 1	MVPD OFEOOh, DA	\T5		
		Before Instruction	After Instructio	n
	DP	006	DP 00	6
	Program Memory			
	FE00h	8A55	FE00h 8A5	5
	Data Memory			
	0305h	FFFF	0305h 8A5	5
Example 2	MVPD 2000h, *AF	27-0		
		Before Instruction	After Instructio	n
	AR0	0002	AR0 000	2
	AR7	OFFE	AR7 OFF	c
	Program Memory			
	2000h	1234	2000h 123	4
	Data Memory			
	0FFEh	ABCD	OFFEh 123	4

Syntax	NEG src[, dst]
Operands	src, dst: A (accumulator A) B (accumulator B)
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 1 1 0 1 S D 1 0 0 0 0 1 0 0
Execution	$(src) \times -1 \rightarrow dst$
Status Bits	Affected by OVM Affects C and OVdst (or OVsrc, when dst = src)
Description	This instruction computes the 2s complement of the content of src (either A or B) and stores the result in dst or src , if dst is not specified. This instruction clears the carry bit, C, to 0 for all nonzero values of the accumulator. If the accumulator equals 0, the carry bit is set to 1. If the accumulator equals 80 0000 0000h, the negate operation causes an overflow, because the 2s complement of 80 0000 0000h exceeds the capacity of the accumulator. As a result, if OVM = 1, then dst is assigned
	00 7FFF FFFh. If OVM = 0, dst is assigned 80 0000 0000h. The OV bit for dst is set to indicate overflow in either case.
Words	1 word
Cycles	1 cycle
Classes	Class 1 (see page 3-3)
Example 1	NEG A, B
	Before Instruction After Instruction A FF FFFF F228 A FF FFFF F228 B 00 0000 1234 B 00 0000 0DD8 OVA 0 OVA 0
Example 2	NEG B, A
	Before Instruction After Instruction A 00 0000 1234 A FF 8000 0000 B 00 8000 0000 B 00 8000 0000 OVB 0 OVB
Example 3	NEG A
	Before Instruction After Instruction A 80 0000 0000 A 80 0000 0000
	A 80 0000 0000 A 80 0000 0000 OVA 1
	OVM 0 OVM 0

Example 4

NEG A

	Before Instruction	After Instruction	n
Α	80 0000 0000	A 00 7FFF FFF	F
OVA	0	OVA	1
OVM	1	OVM	1

Syntax NOP

Operands None

Execution None

Status Bits None

Description No operation is performed. Only the PC is incremented. This is useful to create

pipeline and execution delays.

Words 1 word

Cycles 1 cycle

Class 1 (see page 3-3)

Example NOP

No operation is performed.

NORM src [, dst]

Operands

src, dst: A (accumulator A)
B (accumulator B)

Opcode

15	14	_13_	12	11	10	9	8	7	6	5_	4	3	2_	_1_	0
1	1	1	1	0	1	S	D	1	0	0	0	1	1	1	1

Execution

(src) << TS → dst

Status Bits

Affected by SXM and OVM

Affects OVdst (or OVsrc, when dst = src)

Description

The signed number contained in *src* is normalized and the value is stored in *dst* or *src*, if *dst* is not specified. Normalizing a fixed-point number separates the number into a mantissa and an exponent by finding the magnitude of the sign-extended number.

This instruction allows single-cycle normalization of the accumulator once the EXP instruction, which computes the exponent of a number, has executed. The shift value is defined by T(5–0) and coded as a 2s-complement number. The valid shift values are –16 to 31. For the normalization, the shifter needs the shift value (in T) in the read phase; the normalization is executed in the execution phase.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

NORM A

	Before Instruction	After Instruction
Α	FF FFFF F001	A FF 8008 0000
Т	0013	T 0013

Example 2

NORM B, A

	Before Instruction	After Instruction
Α	FF FFFF F001	A 00 4214 1414
В	21 0A0A 0A0A	B 21 0A0A 0A0A
Ť	OFF9	T OFF8

- OR Smem, src 1:
- 2: **OR** #lk [, SHFT], src [, dst]
- 3: **OR** #lk, **16**, src [, dst]
- 4: OR src[, SHIFT], [, dst]

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Smem:

Single data-memory operand

 $0 \le SHFT \le 15$

-16 ≤ SHIFT ≤ 15

 $0 \le lk \le 65535$

Opcode

1:

	15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1_	0
ſ	0	0	0	1	1	0	1	S	1	Α	Α	Α	Α	Α	Α	Α

2:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1	1	1	1	0	0	s	D	0	1	0	0	s	Н	F	Т
ſ	16-bit constant															

3:

	15	14	13	12	11_	10	9	8	7	6_	5	4	3	2_	1	0
ſ	1	1	1	1	0	0	S	D	0	1	1	0	0	1	0	0_
Ī							1	6-bit	consta	nt						

4:

1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	S	D	1	0	1	s	Н	- 1	F	Т

Execution

- 1: (Smem) OR (src(15-0)) $\rightarrow src$ src(39-16) unchanged
- 2: $lk \ll SHFT OR (src) \rightarrow dst$
- 3: $lk \ll 16 OR (src) \rightarrow dst$
- 4: (src or [dst]) OR (src) << SHIFT → dst

Status Bits

None

Description

This instruction ORs the src with a single data-memory operand Smem, a leftshifted 16-bit immediate value Ik, dst, or with itself. The result is stored in dst, or src if dst is not specified. The values can be shifted as indicated by the instruction. For a positive (left) shift, low-order bits are cleared and high-order bits are not sign extended. For a negative (right) shift, high-order bits are not sign extended.

Words

Syntaxes 1 and 4: 1 word

Syntaxes 2 and 3: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing

with an Smem.

Cycles

Syntaxes 1 and 4: 1 cycle

Syntaxes 2 and 3: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Syntax 1: Class 3A (see page 3-5)

Syntax 1: Class 3B (see page 3-6)

Syntaxes 2 and 3: Class 2 (see page 3-4)

Syntax 4: Class 1 (see page 3-3)

Example 1

OR *AR3+, A

Before Instruction
00 00FF 1200

After Instruction

A 00 00FF 1200 AR3 0100 AR3 0101

Data Memory

0100h

1500

0100h 1500

Example 2

OR A, +3, B

Before Instruction

After Instruction

A 00 0000 1200

00 0000 1800

A 00 0000 1200 B 00 0000 9800

ORM #lk, Smem **Syntax** Single data-memory operand **Operands** Smem: $0 \le k \le 65535$ Opcode 11 10 Α 1 0 16-bit constant Execution Ik OR (Smem) → Smem **Status Bits** None **Description** This instruction ORs the single data-memory operand Smem with a 16-bit constant Ik, and stores the result in Smem. This instruction is a memory-tomemory operation. Note: This instruction is not repeatable. Words 2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. Cycles 2 cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 18A (see page 3-39) Classes Class 18B (see page 3-39) **Example** ORM 0404h, *AR4+ **Before Instruction** After Instruction

0100

4444

AR4

0100h

Data Memory

AR4

0100h

0101

4444

POLY Smem

Operands

Smem: Single data-memory operand

Opcode

	15	14	13	12	11_	10	9	8	7	6	5	_4_	3_	2	_1_	0
ſ	0	0	1	1	0	1	1	0	1	Α	Α	Α	Α	Α	Α	Α

Execution

Round (A(32–16) × (T) + (B)) \rightarrow A

(Smem) << 16 → B

Status Bits

Affected by FRCT, OVM, and SXM

Affects OVA

Description

This instruction shifts the content of the single data-memory operand *Smem* 16 bits to the left and stores the result in accumulator B. In parallel, this instruction multiplies the high part of accumulator A (bits 32–16) by the content of T, adds the product to accumulator B, rounds the result of this operation, and stores the final result in accumulator A. This instruction is useful for polynomial evaluation to implement computations that take one cycle per monomial to execute.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 3A (see page 3-5) Class 3B (see page 3-6)

Example

POLY *AR3+%

	Before Instruction		After Instruction
Α	00 1234 0000	Α	00 0627 0000
В	00 0001 0000	В	00 2000 0000
Т	5678	Т	5678
AR3	0200	AR3	0201

Data Memory

0200h 2000

0200h 2000

Syntax	POPD Smem
Operands	Smem: Single data-memory operand
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 0 1 1 I A A A A A A A
Execution	$(TOS) \rightarrow Smem$ $(SP) + 1 \rightarrow SP$
Status Bits	None
Description	This instruction moves the content of the data-memory location addressed by SP to the memory location specified by <i>Smem</i> . SP is incremented by 1.
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 17A (see page 3-36) Class 17B (see page 3-38)
Example	POPD DAT10
	Before Instruction After Instruction DP 008 SP 0300 Data Memory After Instruction DP 008 SP 0301
	0300h 0092 0300h 0092

040Ah [

0055

0092

040Ah [

POPM Pop Top of Stack to Memory-Mapped Register

Syntax

POPM MMR

Operands

MMR:

Memory-mapped register

Opcode

_15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
1	0	0	0	1	0	1	0	1	Α	Α	Α	Α	Α	Α	Α

Execution

(TOS) → MMR

 $(SP) + 1 \rightarrow SP$

Status Bits

None

Description

This instruction moves the content of the data-memory location addressed by SP to the specified memory-mapped register MMR. SP is incremented by 1.

Words

1 word

Cycles

1 cycle

Classes

Class 17A (see page 3-36)

Example

POPM AR5

	Before	Instruction
R5		0055

AR5

0060 SP 03F1

After Instruction

Data Memory

03F0h 0060 03F0h [0060 **Syntax** PORTR PA, Smem Single data-memory operand **Operands** $0 \le PA \le 65535$ Opcode 12 10 9 11 0 Port address Execution (PA) → Smem **Status Bits** None Description This instruction reads a 16-bit value from an external I/O port PA (16-bit immediate address) into the specified data-memory location Smem. The IS signal goes low to indicate an I/O access, and the IOSTRB and READY timings are the same as for an external data memory read. Words 2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. **Cycles** 2 cycles (dependent on the external I/O operation) Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Classes Class 27A (see page 3-63) Class 27B (see page 3-63) Example PORTR 05, INDAT; INDAT .equ 60h **Before Instruction** After Instruction DP 000 DP 000 I/O Memory 0005h 7FFA 0005h 7FFA

Data Memory

0060h

0000

0060h

7FFA

PORTW Smem, PA **Syntax** Single data-memory operand Operands Smem: $0 \le PA \le 65535$ Opcode 1 Port address Execution (Smem) → PA **Status Bits** None Description This instruction writes a 16-bit value from the specified data-memory location Smem to an external I/O port PA. The IS signal goes low to indicate an I/O access, and the IOSTRB and READY timings are the same as for an external data memory read. Words 2 words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. 2 cycles (dependent on the external I/O operation) Cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 28A (see page 3-64) Classes Class 28B (see page 3-65) **Example** PORTW OUTDAT, 5h; OUTDAT .equ 07h

	Before Instruction		After Instruction
DP	001	DP	001
I/O Memory			
0005h	0000	0005h	7FFA
Data Memory			
0087h	7FFA	0087h	7FFA

Syntax	PSHD Smem
Operands	Smem: Single data-memory operand
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 0 1 1 I A A A A A A
Execution	(SP) - 1 → SP (Smem) → TOS
Status Bits	None
Description	After SP has been decremented by 1, this instruction stores the content of the memory location <i>Smem</i> in the data-memory location addressed by SP. SP is read during the decode phase; it is stored during the access phase.
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 16A (see page 3-33) Class 16B (see page 3-35)
Example	PSHD *AR3+ Before Instruction After Instruction AR3
	Data Memory 0200h 07FF 0200h 07FF 7FFFh 0092 7FFFh 07FF

Landania and American Am

PSHM Push Memory-Mapped Register Onto Stack

Syntax

Operands MMR: Memory-mapped register

PSHM MMR

 Opcode
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 0
 0
 1
 0
 1
 0
 I
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 <t

Execution (SP) $-1 \rightarrow SP$

 $(MMR) \rightarrow TOS$

Status Bits None

Description After SP has been decremented by 1, this instruction stores the content of the

memory-mapped register MMR in the data-memory location addressed by SP.

Words 1 word

Cycles 1 cycle

Class 16A (see page 3-33)

Example PSHM BRC

 Before Instruction
 After Instruction

 BRC
 1234
 BRC
 1234

 SP
 2000
 SP
 1FFF

Data Memory

1FFFh 07FF 1FFFh 1234

RC[D] cond [, cond [, cond]]

Operands

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
BIO	BIO low	0000 0011	NBIO	BIO high	0000 0010
С	C = 1	0000 1100	NC	C = 0	0000 1000
TC	TC = 1	0011 0100	NTC	TC = 0	0010 0000
AEQ	(A) = 0	0100 0101	BEQ	(B) = 0	0100 1101
ANEQ	(A) ≠ 0	0100 0100	BNEQ	(B) ≠ 0	0100 1100
AGT	(A) > 0	0100 0110	BGT	(B) > 0	0100 1110
AGEQ	$(A) \geq 0$	0100 0010	BGEQ	(B) ≥ 0	0100 1010
ALT	(A) < 0	0100 0011	BLT	(B) < 0	0100 1011
ALEQ	$(A) \leq 0$	0100 0111	BLEQ	$(B) \leq 0$	0100 1111
AOV	A overflow	0111 0000	воу	B overflow	0111 1000
ANOV	A no overflow	0110 0000	BNOV	B no overflow	0110 1000
UNC	Unconditional	0000 0000			

Opcode

_ 15	14	13_	12_	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	•	1	•	1	Z	0	C	С	С	С	С	С	С	С

Execution

If (cond(s))

Then

(TOS) → PC

(SP) + 1 → SP

Else

(PC) + 1 → PC

Status Bits

None

Description

If the conditions given by cond are met, this instruction replaces the PC with the data-memory value from the TOS and increments the SP by 1. If the conditions are not met, this instruction just increments the PC by 1.

If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed. The two instruction words following this instruction have no effect on the condition(s) being tested.

This instruction tests multiple conditions before passing control to another section of the program. It can test the conditions individually or in combination with other conditions. You can combine conditions from only one group as follows:

Group 1 You can select up to two conditions. Each of these conditions must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.

Group 2 You can select up to three conditions. Each of these conditions must be from a different category (category A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Conditions for This Instruction

Gro	oup 1	Group 2								
Category A	Category B	Category A	Category B	Category C						
EQ	ov	TC	С	BIO						
NEQ	NOV	NTC	NC	NBIO						
LT										
LEQ										
GT										
GEQ										

Note:

This instruction is not repeatable.

Words

1 word

Cycles

5 cycles (true condition)

3 cycles (false condition)

3 cycles (delayed)

Classes

Class 32 (see page 3-70)

RC AGEQ, ANOV	, i	outed if the accumulator A positive and the OVA bit
	Before Instruction	After Instruction
PC	0807	PC 2001
OVA	0	OVA 0
SP	0308	SP 0309
Data Memory		
0308h	2002	0308h 2002
	PC OVA SP Data Memory	; contents are p ; is a zero Before Instruction PC 0807 OVA 0 SP 0308 Data Memory

READA Smem

Operands

Smem: Single data-memory operand

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_ 1	0
0	1	1	1	1	1	1	0	-	Α	Α	Α	Α	Α	Α	Α

Execution

A → PAR

If
$$((RC) \neq 0)$$

(Pmem (addressed by PAR)) → Smem

(PAR) + 1 → PAR

(RC) - 1 → RC

Else

(Pmem (addressed by PAR)) → Smem

Status Bits

None

Description

This instruction transfers a word from a program-memory location defined by accumulator A to a data-memory location Smem. Once the repeat pipeline is started, the instruction becomes a single-cycle instruction. Accumulator A defines the program-memory location according to the specific device, as follows:

'541–'546	'548
A(15–0)	A(22–0)

This instruction can be used with the repeat instruction to move consecutive words (starting with the address specified in accumulator A) to a contiguous data-memory space addressed using indirect addressing. Source and destination blocks do not need to be entirely on-chip or off-chip.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

5 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 25A (see page 3-57) Class 25B (see page 3-59)

4-136

Example	READA DAT6			
		Before Instruction		After Instruction
	Α	00 0000 0023	Α	00 0000 0023
	DP	004	DP	004
	Program Memory			
	0023h	0306	0023h	0306
	Data Memory			
	0206h	0075	0206h	0306

Syntax Operands Opcode **Execution Status Bits**

RESET

None

10 1 0 1 1

These fields of PMST, ST0, and ST1 are loaded with the values shown:

(IPTR) $<< 7 \rightarrow PC$ $0 \rightarrow OVA$ 0 → OVB 1 → C 0 → ARP 1 → TC $0 \rightarrow DP$ 1 → SXM $0 \rightarrow ASM$ 0 → BRAF 1 → XF $0 \rightarrow HM$ 0 → C16 0 → FRCT 0 → CMPT 0 → CPL 1 → INTM $0 \rightarrow IFR$ $0 \rightarrow OVM$

The status bits affected are listed in the execution section.

Description

This instruction performs a nonmaskable software reset that can be used at any time to put the '54x into a known state. When the reset instruction is executed, the operations listed in the execution section occur. The MP/MC pin is not sampled during this software reset. The initialization of IPTR and the peripheral registers is different from the initialization using RS. This instruction is not affected by INTM; however, it sets INTM to 1 to disable interrupts.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

3 cycles

Classes

Class 35 (see page 3-72)

Example

RESET

	Before Instruction	After	Instruction
PC	0025	PC	0080
INTM	0	INTM	1
IPTR	1	IPTR	1

Syntax	RET[D]					
Operands	None					
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 Z 0 0 0 0 0 0 0 0					
Execution	$(TOS) \rightarrow PC$ $(SP) + 1 \rightarrow SP$					
Status Bits	None					
Description	This instruction replaces the value in the PC with the 16-bit value from the TOS. The SP is incremented by 1. If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed. Note: This instruction is not repeatable.					
Words	1 word					
Cycles	5 cycles 3 cycles (delayed)					
Classes	Class 32 (see page 3-70)					
Example	RET Before Instruction After Instruction PC 2112 PC 1000 SP 0300 SP 0301 Data Memory					

0300h

0300h

1000

1000

RETE[D]					
None					
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 0 1 2 0 1 1 1 0 1 0 1 1					
$(TOS) \rightarrow PC$ $(SP) + 1 \rightarrow SP$ $0 \rightarrow INTM$					
Affects INTM					
This instruction replaces the value in the PC with the 16-bit value from the TOS. Execution continues from this address. The SP is incremented by 1. This instruction automatically clears the interrupt mask bit (INTM) in ST1. (Clearing this bit enables interrupts.) If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed. Note: This instruction is not repeatable.					
1 word					
5 cycles 3 cycles (delayed)					
Class 32 (see page 3-70)					
RETE Before Instruction After Instruction PC					

2001h

2001h

RETF[D] **Syntax Operands** None 10 Opcode 1 0 0 1 Execution (RTN) → PC (SP) + 1 → SP $0 \rightarrow INTM$ **Status Bits** Affects INTM This instruction replaces the value in the PC with the 16-bit value in the RTN Description register. RTN holds the address to which the interrupt service routine should return. RTN is loaded into the PC during the return instead of reading the PC from the stack. The SP is incremented by 1. This instruction automatically clears the interrupt mask bit (INTM) in ST1. (Clearing this bit enables interrupts.) If the return is delayed (specified by the D suffix), the two 1-word instructions or one 2-word instruction following this instruction is fetched and executed. Note: You can use this instruction only if no call is performed during the interrupt service routine and no other interrupt routine is taken. This instruction is not repeatable. Words 1 word Cycles 3 cycles 1 cycle (delayed) Class 33 (see page 3-71) Classes **Example** RETF **After Instruction Before Instruction** PC 0110 PC 01C3 SP 2002 SP 2001 ST1 x4xx ST1 xCxx

Data Memory

2001h

0110

2001h

0110

RND src[, dst]

(src) + 8000h → dst

This instruction is not repeatable.

Α В

OVM

OVM

Class 1 (see page 3-3)

Affected by OVM

Note:

1 word

1 cycle

RND A, B

RND A

A (accumulator A)

B (accumulator B)

s

rounded value is stored in dst or src, if dst is not specified.

Before Instruction

Before Instruction

00 7FFF FFFF

PP PPPF FFFF

00 0000 0001

After Instruction

OF FFFF FFFF

00 0000 7FFF

After Instruction

00 7FFF 7FFF

В

OVM

OVM

This instruction rounds the content of src (either A or B) by adding 2¹⁵. The

src , dst:

Syntax

Operands

Opcode

Execution

Status Bits

Description

Words

Cycles

Classes

Example

Example

4-142

After Instruction

00 6000 2468

Syntax ROL src A (accumulator A) Operands src: B (accumulator B) Opcode S Execution $(C) \rightarrow src(0)$ $(\operatorname{src}(30-0)) \rightarrow \operatorname{src}(31-1)$ $(src(31)) \rightarrow C$ $0 \rightarrow src(39-32)$ **Status Bits** Affected by C Affects C This instruction rotates each bit of src left 1 bit. The value of the carry bit, C, Description before the execution of the instruction is shifted into the LSB of src. Then, the MSB of src is shifted into C. The guard bits of src are cleared. Words 1 word Cycles 1 cycle Class 1 (see page 3-3) Classes Example ROL A

Before Instruction

5F B000 1234

ROLTC Rotate Accumulator Left Using TC

Syntax ROLTC src **Operands** src: A (accumulator A) B (accumulator B) Opcode 15 1 0 1 0 s 1 0 0 0 0 0 Execution $(TC) \rightarrow src(0)$ $(src(30-0)) \rightarrow src(31-1)$ $(src(31)) \rightarrow C$ $0 \rightarrow src(39-32)$ **Status Bits** Affects C Affected by TC This instruction rotates each bit of src left 1 bit. The value of the TC bit before Description the execution of the instruction is shifted into the LSB of src. Then, the MSB of src is shifted into C. The guard bits of src are cleared. Words 1 word Cycles 1 cycle Classes Class 1 (see page 3-3) Example ROLTC A **Before Instruction** After Instruction 81 C000 5555 00 8000 AAAB Α

ROR src **Syntax Operands** Src: A (accumulator A) B (accumulator B) Opcode 0 1 0 s 0 0 Execution $(C) \rightarrow src(31)$ $(\operatorname{src}(31-1)) \rightarrow \operatorname{src}(30-0)$ $(src(0)) \rightarrow C$ $0 \rightarrow src(39-32)$ Affects C **Status Bits** Affected by C **Description** This instruction rotates each bit of src right 1 bit. The value of the carry bit, C, before the execution of the instruction is shifted into the MSB of src. Then, the LSB of src is shifted into C. The guard bits of src are cleared. Words 1 word **Cycles** 1 cycle Classes Class 1 (see page 3-3) Example ROR A

Before Instruction	After Instruction
7F B000 1235	A 00 5800 091A
0	C 1

1: RPT Smem

2: RPT #K

3: **RPT** #/k

Operands

Smem:

Single data-memory operand

 $0 \le K \le 255$

 $0 \le lk \le 65535$

Opcode

1:

15	14	13	12	11	10	9	8_	_ 7	6	5	4	3	2	1	0_
0	1	0	0	0	1	1	1	-	Α	Α	Α	Α	Α	Α	Α

2:

_	15	14	13_	12	11	10	9	8_	_ 7	6	5	4	3	2	1	0
	1	1	1	0	1	1	0	0	ĸ	K	K	K	K	K	K	К

3:

_	15	14	13	12	11	10_	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	0	0	1	1	1	0	0	0	0
Ī	16-bit constant															

Execution

1: (Smem) → RC

2: K → RC

3: lk → RC

Status Bits

None

Description

The repeat counter (RC) is loaded with the number of iterations when this instruction is executed. The number of iterations (n) is given in a 16-bit single data-memory operand *Smem* or an 8- or 16-bit constant, *K* or *Ik*, respectively. The instruction following the repeat instruction is repeated n + 1 times. You cannot access RC while it decrements.

Note:

This instruction is not repeatable.

Words

Syntaxes 1 and 2: 1 word

Syntax 3: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

Syntaxes 1 and 2: 1 cycle

Syntax 3: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes	Syntax 1: Class 5A (see page 3-9) Syntax 1: Class 5B (see page 3-9) Syntax 2: Class 1 (see page 3-3) Syntax 3: Class 2 (see page 3-4)	
Example 1	RPT DAT127 ; DAT127 .EQU 0FFFh	
	Before Instruction	After Instruction
	RC 0	RC 000C
	DP 031	DP 031
	Data Memory	
	OFFFh 000C	0FFFh 000C
Example 2	RPT #2 ; Repeat next instruction 3 t	imes
	Before Instruction	After Instruction
	RC 0	RC 0002
Example 3	RPT #1111h ; Repeat next instruction	4370 times
	Before Instruction	After Instruction
	RC 0	RC 1111

RPTB[D] pmad

Operands

 $0 \le pmad \le 65535$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	_3_	2	_1_	0
ı	1	1	1	1	0	0	Z	0	0	1	1	1_	0	0	1	0
	16-bit constant															

Execution

1 → BRAF

If (delayed) then

(PC) + 4 → RSA

Else

 $(PC) + 2 \rightarrow RSA$

pmad → REA

Status Bits

Affects BRAF

Description

This instruction repeats a block of instructions the number of times specified by the memory-mapped block-repeat counter (BRC). BRC must be loaded before the execution of this instruction. When this instruction is executed, the block-repeat start address register (RSA) is loaded with PC + 2 (or PC + 4 if you use the delayed instruction) and the block-repeat end address register (REA) is loaded with the program-memory address (*pmad*).

This instruction is interruptible. Single-instruction repeat loops can be included as part of block repeat blocks. To nest instructions you must ensure that:

The BRC, RSA, and REA registers are appropriately saved and restored.

☐ The block-repeat active flag (BRAF) is properly set.

In a delayed block repeat (specified by the D suffix), the two 1-word instructions or the one 2-word instruction following this instruction is fetched and executed.

Note:

Block repeat can be deactivated by clearing the BRAF bit.

This instruction is not repeatable.

Words

2 words

Cycles

4 cycles

2 cycles (delayed)

Classes

Class 29A (see page 3-66)

4-148

Example 1

ST #99, BRC

RPTB end_block - 1

P = managengers bears from the sept depth (MA) to be september of the property of the september of the septe

; end_block = Bottom of Block

	Before Instruction		After Instruction
PC	1000	PC [1001
BRC	1234	BRC [0063
RSA	5678	RSA [1002
REA	9ABC	REA [9ABC

Example 2

ST #99, BRC ; execute the block 100 times

RPTBD end_block - 1
MVDM POINTER, AR1

; initialize pointer

; end_block ; Bottom of Block

	Before Instruction		After Instruction
BRC	1234	BRC	0063
RSA	5678	RSA	1004
REA	9ABC	REA	9ABC

RPTZ Repeat Next Instruction And Clear Accumulator

Syntax

RPTZ dst, #lk

Operands

dst: A (accumulator A)

B (accumulator B)

 $0 \le lk \le 65\,535$

Opcode

15	14	13	12	11	10	9	8	7	6_	5	4	3	2	1	0
1	1	1	1	0	0	0	D	0	1	1	1	0	0	0	1
						10	6-bit c	onsta	nt						

Execution

 $0 \rightarrow dst$

 $lk \rightarrow RC$

Status Bits

None

Description

This instruction clears *dst* and repeats the next instruction n + 1 times, where n is the value in the repeat counter (RC). The RC value is obtained from the

16-bit constant Ik.

Words

2 words

Cycles

2 cycles

Classes

Class 2 (see page 3-4)

Example

RPTZ A, 1023 ; Repeat the next instruction 1024 times

STL A, *AR2+

A 0F FE00 8000

RC 0000

After Instruction
A 00 0000 0000
RC 03FF

RSBX N, SBIT

Operands

 $0 \le SBIT \le 15$

N = 0 or 1

Opcode

1 <u>5</u>	14	13	12	11	10	9_	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	N	0	1	0	1	1	S	В	ī	Т

Execution

 $0 \rightarrow STN(SBIT)$

Status Bits

None

Description

This instruction clears the specified bit in status register 0 or 1 to a logic 0. N designates the status register to modify and SBIT specifies the bit to be modified. The name of a field in a status register can be used as an operand instead of the N and SBIT operands (see Example 1).

Note:

This instruction is not repeatable.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

RSBX SXM; SXM means: n=1 and SBIT=8

Before Instruction ST1 35CD

After Instruction ST1 34CD

Example 2

RSBX 1,8

Before Instruction ST1 35CD **After Instruction** 34CD

SACCD src, Xmem, cond

Operands

src:

A (accumulator A)

B (accumulator B)

Xmem:

Dual data-memory operand

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
AEQ	(A) = 0	0101	BEQ	(B) = 0	1101
ANEQ	$(A) \neq 0$	0100	BNEQ	(B) ≠ 0	1100
AGT	(A) > 0	0110	BGT	(B) > 0	1110
AGEQ	$(A) \geq 0$	0010	BGEQ	(B) ≥ 0	1010
ALT	(A) < 0	0011	BLT	(B) < 0	1011
ALEQ	$(A) \leq 0$	0111	BLEQ	$(B) \leq 0$	1111

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_0_
1	0	0	1	1	1	1	S	Х	Х	Х	Х	С	0	Ν	D

Execution

If (cond)

Then

Else

 $(Xmem) \rightarrow (Xmem)$

Status Bits

Affected by ASM and SXM

Description

If the condition is true, this instruction stores src left-shifted by (ASM - 16). The shift value is in the memory location designated by Xmem. If the condition is false, the instruction reads Xmem and writes the value in Xmem back to the same address; thus, Xmem remains the same. Regardless of the condition, Xmem is always read and updated.

Words

1 word

Cycles

1 cycle

Classes

Class 15 (see page 3-32)

4-152

Exam	ple

SACCD A, *AR3+0%, ALT

Direct iii, iiks	, , , , , , , , , , , , , , , , , , , ,		
	Before Instruction		After Instruction
Α	FF FE00 4321	Α	FF FE00 4321
ASM	01	ASM	01
AR0	0002	AR0	0002
AR3	0202	AR3	0204
Data Memory			
0202h	0101	0202h	FC00

Syntax SAT src

Operands

src: A (accumulator A)

B (accumulator B)

Opcode

15	14	13	12	11	10	9	8	7_	6	5	4	3	2	_1_	0
1	1	1	1	0	1	0	s	1	0	0	0	0	0	1	1

Execution

Saturate (src) → src

Status Bits

Affects OVsrc

Description

Regardless of the OVM value, this instruction allows the saturation of the con-

tent of src on 32 bits.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

SAT B

	Before Instruction	After Instruction
В	71 2345 6789	B 00 7FFF FFFF
OVB	x	OVB 1

Example 2

SAT A

	Before Instruction	After Instruction
Α	F8 1234 5678	A FF 8000 0000
OVA	х	OVA 1

Example 3

SAT B

	Before Instruction	After Instruction
В	00 0012 3456	B 00 0012 3456
OVB	х	OVB 0

```
Syntax
                         SFTA src, SHIFT [, dst]
                                    A (accumulator A)
Operands
                         src, dst
                                     B (accumulator B)
                         -16 ≤ SHIFT ≤ 15
Opcode
                           15 14 13 12 11
                                                   10
                                1
                                     1
                                         1
                                              0
                                                        S
                         If SHIFT < 0
Execution
                         Then
                              (src((-SHIFT) - 1)) \rightarrow C
                              (src(39-0)) \ll SHIFT \rightarrow dst
                              If SXM = 1
                              Then
                                  (src(39)) \rightarrow dst(39-(39 + (SHIFT + 1))) (or src(39-(39 + (SHIFT + 1))),
                                  if dst is not specified)
                              Else
                                  0 \rightarrow dst(39-(39 + (SHIFT + 1))) (or src(39-(39 + (SHIFT + 1))),
                                  if dst is not specified)
                         Else
                              (src(39 - SHIFT)) \rightarrow C
                              (src) \ll SHIFT \rightarrow dst
                              0 \rightarrow dst((SHIFT - 1)-0) (or src((SHIFT - 1)-0), if dst is not specified)
Status Bits
                         Affected by SXM and OVM
                         Affects C and OVdst (or OVsrc, if dst = src)
                         This instruction arithmetically shifts src and stores the result in dst or src, if dst
Description
                         is not specified. The execution of the instruction depends on the SHIFT value:
                         ☐ If the SHIFT value is less than 0, the following occurs:
                              1) src((-SHIFT) - 1) is copied into the carry bit, C.
                              2) If SXM is 1, the instruction executes an arithmetic right shift and the
                                  MSB of the src is shifted into dst(39-(39 + (SHIFT + 1))).
                              3) If SXM is 0, 0 is written into dst(39-(39 + (SHIFT + 1))).
                          ☐ If the SHIFT value is greater than 0, the following occurs:
                              1) src(39 - SHIFT) is copied into the carry bit, C.
                              2) An arithmetic left shift is produced by the instruction.
                              3) 0 is written into dst((SHIFT - 1)-0).
                          1 word
Words
Cycles
                          1 cycle
```

Classes	Class 1 (see pag	e 3-3)	
Example 1	SFTA A, -5, B		
		Before Instruction	After Instruction
	Α	FF 8765 0055	A FF 8765 0055
	В	00 4321 1234	B FF FC3B 2802
	С	х	C1
	SXM	1	SXM 1
Example 2	SFTA B, +5		
		Before Instruction	After Instruction
	В	80 AA00 1234	B 15 4002 4680
	С	0	C1
	OVM	0	OVM 0

SFTC src **Syntax Operands** src: A (accumulator A) B (accumulator B) Opcode 11 S 0 0 If (src) = 0**Execution** Then 1 → TC Else If (src(31)) XOR (src(30)) = 0Then (two significant sign bits) $0 \rightarrow TC$ (src) << 1 → src Else (only one sign bit) 1 → TC **Status Bits** Affects TC Description If src has two significant sign bits, this instruction shifts the 32-bit src left by 1 bit. If there are two sign bits, the test control (TC) bit is cleared to 0; otherwise, it is set to 1. Words 1 word **Cycles** 1 cycle Class 1 (see page 3-3) **Classes** Example SFTC A After Instruction **Before Instruction** FF FFFF E002 FF FFFF F001

TC

```
SFTL src, SHIFT [, dst]
Syntax
                         src, dst: A (accumulator A)
Operands
                                     B (accumulator B)
                         -16 ≤ SHIFT ≤ 15
Opcode
                                                   0
                                                        s
Execution
                         If SHIFT < 0
                         Then
                              src((-SHIFT) - 1) \rightarrow C
                              src(31-0) \ll SHIFT \rightarrow dst
                              0 \rightarrow dst(39-(31 + (SHIFT + 1)))
                         If SHIFT = 0
                         Then
                              0 \rightarrow C
                         Else
                              src(31 - (SHIFT - 1)) \rightarrow C
                              src((31 - SHIFT)-0) << SHIFT → dst
                              0 \rightarrow dst((SHIFT - 1)-0) (or src((SHIFT - 1)-0), if dst is not specified)
                              0 \rightarrow dst(39-32) (or src(39-32), if dst is not specified)
Status Bits
                         Affects C
Description
                         This instruction logically shifts src and stores the result in dst or src, if dst is
                         not specified. The guard bits of dst or src, if dst is not specified, are also
                         cleared. The execution of the instruction depends on the SHIFT value:
                         ☐ If the SHIFT value is less than 0, the following occurs:
                              1) src((-SHIFT) - 1) is copied into the carry bit, C.
                              2) A logical right shift is produced by the instruction.
                              3) 0 is written into dst(39-(31 + (SHIFT + 1))).
                         ☐ If the SHIFT value is greater than 0, the following occurs:
                              1) src(31 - (SHIFT - 1)) is copied into the carry bit, C.
                              2) A logical left shift is produced by the instruction.
                              3) 0 is written into dst((SHIFT - 1)-0).
Words
                         1 word
Cycles
                          1 cycle
Classes
                         Class 1 (see page 3-3)
```

Example 1	SFTL A, -5,	В		
		Before Instruction		After Instruction
	Α	FF 8765 0055	Α	FF 8765 0055
	В	FF 8000 0000	В	00 043B 2802
	С	0	С	1
Example 2	SFTL B, +5			
		Before Instruction		After Instruction
	В	80 AA00 1234	В	00 4002 4680
	С	0	С	1

Syntax SQDST Xmem, Ymem Xmem, Ymem: Dual data-memory operands **Operands** Opcode 13 1 1 0 Execution $(A(32-16)) \times (A(32-16)) + (B) \rightarrow B$ **Status Bits Description**

10 Х 0 0 1 Х Х

 $((Xmem) - (Ymem)) << 16 \rightarrow A$

Affected by OVM, FRCT, and SXM Affects C, INTM, OVA, and OVB

Used in repeat single mode, this instruction computes the square of the distance between two vectors. The high part of accumulator A (bits 32-16) is squared, the product is added to accumulator B, and the result is stored in accumulator B. Ymem is subtracted from Xmem, the difference is shifted 16 bits left, and the result is stored in accumulator A. The value to be squared (A(32-16)) is the value of the accumulator before the subtraction is executed by this instruction.

Words 1 word Cycles 1 cycle

Class 7 (see page 3-12) **Classes**

Example SQDST *AR3+, AR4+

> **Before Instruction After Instruction** FF ABCD 0000 FF FFAB 0000 В 00 0000 0000 В 00 1BB1 8229 **FRCT FRCT** 0 AR3 AR3 0100 0101 AR4 0200 AR4 0201 **Data Memory**

0100h 0100h 0055 0055 0200h OOAA 0200h 00AA **Syntax** 1: SQUR Smem, dst 2: SQUR A, dst **Operands** Smem: Single data-memory operand dst: A (accumulator A) B (accumulator B) Opcode 1: 15 11 D Α 0 2: 10 0 1 0 D 1 1 Execution 1: (Smem) → T (Smem) × (Smem) → dst 2: $(A(32-16)) \times (A(32-16)) \rightarrow dst$ **Status Bits** Affected by OVM and FRCT Affects OVsrc Description This instruction squares a single data-memory operand Smem or the high part of accumulator A (bits 32-16) and stores the result in dst. T is unaffected when accumulator A is used; otherwise, Smem is stored in T. Words 1 word Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. Cycles 1 cycle Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Syntax 1: Class 3A (see page 3-5) Classes Syntax 1: Class 3B (see page 3-6) Syntax 2: Class 1 (see page 3-3) Example 1 SQUR DAT30, B **Before Instruction** After Instruction В 00 0000 01F4 00 0000 00E1 Т 000F T 0003 FRCT FRCT 0 DP DP 006 006 **Data Memory**

031Eh

000F

Control of the Contro

031Eh

000F

Example 2

SQUR A, B

	Before Instruction	After Instruction
Α	00 000F 0000	A 00 000F 0000
В	00 0101 0101	B 00 0000 01C
FRCT	1	FRCT :

Syntax	SQURA Smem, src											
Operands	Smem: Single data-memory operand src: A (accumulator A) B (accumulator B)											
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 1 0 0 S I A A A A A A											
Execution	$(Smem) \rightarrow T$ $(Smem) \times (Smem) + (src) \rightarrow src$											
Status Bits	Affected by OVM and FRCT Affects OVsrc											
Description	This instruction stores the data-memory value <i>Smem</i> in T, then it squares <i>Smem</i> and adds the product to <i>src</i> . The result is stored in <i>src</i> .											
Words	1 word											
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.											
Cycles	1 cycle											
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.											
Classes	Class 3A (see page 3-5) Class 3B (see page 3-6)											
Example 1	SQURA DAT30, B											
	Before Instruction After Instruction											
	B 00 0320 0000 B 00 0320 00E1 T 0003 T 000F											
	FRCT 0 FRCT 0											
	DP 006 DP 006											
	Data Memory											
	031Eh 000F 031Eh 000F											
Example 2	SQURA *AR3+, A											
	Before Instruction After Instruction											
	A 00 0000 01F4 A 00 0000 02D5											
	T 0003 T 000F FRCT 0 FRCT 0											
	AR3 031E AR3 031F											
	Data Memory											
	031Eh 000F 031Eh 000F											

Syntax	SQURS Smem, src
Operands	Smem: Single data-memory operand src: A (accumulator A) B (accumulator B)
Opcode	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 1 0 1 S I A A A A A A
Execution	$(Smem) \rightarrow T$ $(src) - (Smem) \times (Smem) \rightarrow src$
Status Bits	Affected by OVM and FRCT Affects OVsrc
Description	This instruction stores the data-memory value <i>Smem</i> in T, then it squares <i>Smem</i> and subtracts the product from <i>src</i> . The result is stored in <i>src</i> .
Words	1 word
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	1 cycle
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Class 3A (see page 3-5) Class 3B (see page 3-6)
Example 1	SQURS DAT9, A
	Before Instruction After Instruction A 00 0148 5DB0 A 00 0000 0320 T 8765 T 1234 FRCT 0 FRCT 0 DP 006 DP 006 Data Memory 0309h 1234 0309h 1234
Example 2	SQURS *AR3, B
	Before Instruction After Instruction B 00 014B 5DB0 B 00 0000 0320 T 8765 T 1234 FRCT 0 FRCT 0 AR3 0309 AR3 0309 Data Memory 0309h 1234 0309h 1234

SRCCD Xmem, cond

Operands

Dual data-memory operand Xmem:

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
AEQ	(A) = 0	0101	BEQ	(B) = 0	1101
ANEQ	(A) ≠ 0	0100	BNEQ	(B) ≠ 0	1100
AGT	(A) > 0	0110	BGT	(B) > 0	1110
AGEQ	$(A) \geq 0$	0010	BGEQ	(B) ≥ 0	1010
ALT	(A) < 0	0011	BLT	(B) < 0	1011
ALEQ	$(A) \leq 0$	0111	BLEQ	(B) ≤ 0	1111

Opcode

15	14	13	12	11	10	9	8	7_	6	5	4	3_	2	1	0
1	0	0	1	1	1	0	1	Х	Х	Х	Х	С	0	N	D

Execution

If (cond)

Then

(BRC) → Xmem

Else

(Xmem) → Xmem

Status Bits

None

Description

If the condition is true, this instruction stores the content of the block-repeat counter (BRC) in Xmem. If the condition is false, the instruction reads Xmem and writes the value in Xmem back to the same address; thus, Xmem remains the same. Regardless of the condition, Xmem is always read and updated.

Words

1 word

Cycles

1 cycle

Classes

Class 15 (see page 3-32)

Example

SRCCD *AR5-, AGT

	Before Instruction		After Instruction
Α	00 70FF FFFF	Α	00 70FF FFFF
AR5	0202	AR5	0201
BRC	4321	BRC	4321
Data Memory			
0202h	1234	0202h	4321

Assembly Language Instructions

SSBX N, SBIT

Operands

 $0 \le SBIT \le 15$

N = 0 or 1

Opcode

15	14	13	12	_11_	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	N	1	1	0	1	1	s	В	ı	Т

Execution

1 → STN(SBIT)

Status Bits

None

Description

This instruction sets the specified bit in status register 0 or 1 to a logic 1. *N* designates the status register to modify and *SBIT* specifies the bit to be modified. The name of a field in a status register can be used as an operand instead of the *N* and *SBIT* operands (see Example 1).

Note:

This instruction is not repeatable.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example 1

SSBX SXM ; SXM means: N=1, SBIT=8

Before Instruction

After Instruction

ST1

1 34CD

ST1 35CD

Example 2

SSBX 1,8

Before Instruction

After Instruction

ST1

34CD

ST1 35CD

1: ST T, Smem

2: ST TRN, Smem

3: ST #lk, Smem

Operands

Smem:

Single data-memory operand

 $-32768 \le lk \le 32767$

Opcode

1:

15	14_	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
1	0	0	0	1	1	0	0	1	Α	Α	Α	Α	Α	Α	Α

2:

15 14	13	12	11	10	9	8_	7	6	5	4	3_	2	1	0
1 0	0	0	1	1	0	1	1	Α	Α	Α	Α	Α	Α	Α

3:

	15	14	13	12	11	10_	9	8	7	6	5_	4	3	2_	_1_	0
ſ	0	1	1	1	0	1	1	0	ı	Α	Α	Α	Α	Α	Α	Α
							1	6-bit c	consta	nt						

Execution

1: (T) → Smem

2: (TRN) → Smem

3: lk → Smem

Status Bits

None

Description

This instruction stores the content of T, the transition (TRN) register, or a 16-bit

constant Ik in data-memory location Smem.

Words

Syntaxes 1 and 2: 1 word

Syntax 3: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing

with an Smem.

Cycles

Syntaxes 1 and 2: 1 cycle

Syntax 3: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Syntaxes 1 and 2: Class 10A (see page 3-22)

Syntaxes 1 and 2: Class 10B (see page 3-23)

Syntax 3: Class 12A (see page 3-26) Syntax 3: Class 12B (see page 3-27)

Example 1	ST FFFFh, DATO		
		Before Instruction	After Instruction
	DP	004	DP 004
	Data Memory		
	0200h	0101	0200h FFFF
Example 2	ST TRN, DAT5		
		Before Instruction	After Instruction
	DP	004	DP 004
	TRN	1234	TRN 1234
	Data Memory		
	0205h	0030	0205h 1234
Example 3	ST T, *AR7-		
		Before Instruction	After Instruction
	Т	4210	T 4210
	AR7	0321	AR7 0320
	Data Memory		
	0321h	1200	0321h 4210

1: STH src, Smem

STH src, ASM, Smem 2: STH src, SHFT, Xmem 3:

STH src[, SHIFT], Smem

Operands

SIC:

A (accumulator A)

B (accumulator B)

Smem:

Single data-memory operand

Xmem:

Dual data-memory operand

 $0 \le SHFT \le 15$ -16 ≤ SHIFT ≤ 15

Opcode

1:

15	14	13_	12	11_	10	9	8	7	6	5	4	3	2	1	0_	
1	0	0	0	0	0	1	S	- 1	Α	Α	Α	Α	Α	Α	Α	

2:

15	14	13_	12	11	10	9	8_	7	6	5	4	3	2	_1_	0
1	0	0	0	0	1	1	S	1	Α	Α	Α	Α	Α	Α	Α

3:

_	15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1	0
ı	1	0	0	1	1	0	1	S	X	X	Х	Х	S	Н	F	Т

4:

15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
0	1	1	0	1	1	1	1	1	Α	Α	Α	Α	Α	Α	Α
0	0	0	0	1	1	0	S	0	1	1	s	Н	1	F	Т

Execution

- 1: (src(31–16)) → Smem
- 2: (src) << (ASM 16) → Smem
- 3: (src) << (SHFT 16) → Xmem
- 4: (src) << (SHIFT 16) → Smem

Status Bits

Affected by SXM

Description

This instruction stores the high part of src (bits 31-16) in data-memory location Smem. The src is shifted left (as specified by ASM, SHFT, or SHIFT) and bits 31-16 of the shifted value are stored in data memory (Smem or Xmem). If SXM = 0, bit 39 of src is copied in the MSBs of the data-memory location. If SXM = 1, the sign-extended value with bit 39 of src is stored in the MSBs of the data-memory location after being right-shifted by the exceeding guard bit margin. The src remains unaffected.

	Notes:
	The following syntaxes are assembled as a different syntax in certain cases.
	☐ Syntax 3: If SHFT = 0, the instruction opcode is assembled as syntax 1.
	Syntax 4: If SHIFT = 0, the instruction opcode is assembled as syntax 1.
	Syntax 4: If 0 < SHIFT ≤ 15 and an indirect modifier is equal to one of the Xmem modes, the instruction opcode is assembled as syntax 3.
Words	Syntaxes 1, 2, and 3: 1 word Syntax 4: 2 words
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	Syntaxes 1, 2, and 3: 1 cycle Syntax 4: 2 cycles
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Syntaxes 1, 2, and 3: Class 10A (see page 3-22) Syntaxes 1 and 2: Class 10B (see page 3-23) Syntax 4: Class 11A (see page 3-24) Syntax 4: Class 11B (see page 3-25)
Example 1	STH A, DAT10
	Before Instruction After Instruction A FF 8765 4321 A FF 8765 4321 DP 004 DP 004 Data Memory 020Ah 1234 020Ah 8765
Example 2	STH B, -8, *AR7-
	Before instruction B FF 8421 1234 AR7 0321 Data Memory After Instruction B FF 8421 1234 AR7 0320
	0321h ABCD 0321h FF84

Example 3	STH A, -4, DAT10		
	Before Instruction		After Instruction
	A FF 8421 1234	Α	FF 8421 1234
	SXM 1	SXM	1
	DP 004	DP	004
	Data Memory		
	020Ah 7FFF	020Ah	F842

STL Store Accumulator Low Into Memory

Syntax

1: STL src, Smem

2: STL src, ASM, Smem

3: STL src, SHFT, Xmem

4: STL src [, SHIFT], Smem

Operands

src:

A (accumulator A)

B (accumulator B)

Smem:

Single data-memory operand

Xmem:

Dual data-memory operand

 $0 \le SHFT \le 15$

-16 ≤ SHIFT ≤ 15

Opcode

1:

	15	14	13	12	11_	10	9	8	7_	6	5	4	_3_	2	1	0
ſ	1	0	0	0	0	0	0	S	1	Α	Α	Α	Α	Α	Α	Α

2:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
1	0	0	0	0	1	0	s	1	Α	Α	Α	Α	Α	Α	Α

3:

15	5	14	13	12	11_	10	9	8	7	6	5	4	3	2	1	0
1		0	0	1	1	0	0	S	Х	Х	Х	Х	S	Н	F	Т

4:

15	14	13	12	11	10	9	8		6	5	4	3_	2	1	_0_
0	1	1	0	1	1	1	1	1	Α	Α	Α	Α	Α	Α	Α
0	0	0	0	1	1	0	S	1	0	0	s	н	Ī	F	T

Execution

1: $(src(15-0)) \rightarrow Smem$

2: (src) << ASM → Smem

3: (src) << SHFT → Xmem

4: (src) << SHIFT → Smem

Status Bits

Affected by SXM

Description

This instruction stores the low part of *src* (bits 15–0) in data-memory location *Smem.* The *src* is shifted left (as specified by ASM, SHFT, or SHIFT) and bits 15–0 of the shifted value are stored in data memory (*Smem* or *Xmem*). When the shifted value is positive, zeros are shifted into the LSBs.

	<u></u>
	Notes:
	The following syntaxes are assembled as a different syntax in certain cases.
	\Box Syntax 3: If SHFT = 0, the instruction opcode is assembled as syntax 1.
	☐ Syntax 4: If SHIFT = 0, the instruction opcode is assembled as syntax 1.
	Syntax 4: If 0 < SHIFT ≤ 15 and an indirect modifier is equal to one of the Xmem modes, the instruction opcode is assembled as syntax 3.
Words	Syntaxes 1, 2, and 3: 1 word Syntax 4: 2 words
	Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.
Cycles	Syntaxes 1, 2, and 3: 1 cycle Syntax 4: 2 cycles
	Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.
Classes	Syntaxes 1, 2, and 3: Class 10A (see page 3-22) Syntaxes 1, 2, and 3: Class 10B (see page 3-23) Syntax 4: Class 11A (see page 3-24) Syntax 4: Class 11B (see page 3-25)
Example 1	STL A, DAT11
	Before Instruction After Instruction A FF 8765 4321 A FF 8765 4321 DP 004 DP 004 Data Memory 020Bh 1234 020Bh 4321
Example 2	STL B, -8, *AR7-
	Before Instruction After Instruction B FF 8421 1234 B FF 8421 1234 SXM 0 SXM 0 AR7 0321 AR7 0320
	Data Memory 0321h 0099 0321h 2112

Example 3

STL A, 7, DAT11

	Before Instruction	After Instruction
Α	FF 8421_1234	A FF 8421 1234
DP	004	DP 004
Data Memory		
020Bh	0101	020Bh 1A00

STLM src, MMR

Operands

src:

A (accumulator A) B (accumulator B)

MMR:

Memory-mapped register

Opcode

15	14	13_	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	0	0	0	1	0	0	s	ı	Α	Α	Α	Α	Α	Α	Α

Execution

 $(src(15-0)) \rightarrow MMR$

Status Bits

None

Description

This instruction stores the low part of src (bits 15-0) into the addressed memory-mapped register MMR. The nine MSBs of the effective address are cleared to 0 regardless of the current value of DP or of the upper nine bits of ARx. This instruction allows src to be stored in any memory location on data page 0 without modifying the DP field in status register ST0.

Words

1 word

Cycles

1 cycle

Classes

Class 10A (see page 3-22)

Example 1

STLM A, BRC

	Before Instruction		After instruction
Α	FF 8765 4321	Α	FF 8765 4321
BRC(1Ah)	1234	BRC	4321

Example 2

STLM B, *AR1-

	Before Instruction	After Instruction
В	FF 8421 1234	B FF 8421 1234
AR1	3F17	AR1 0016
AR7(17h)	0099	AR7 1234

STM #lk, MMR

Operands

MMR:

Memory-mapped register

 $-32768 \le lk \le 32767$

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1_	0
0	1	1	1	0	1	1	1	ı	Α	Α	Α	Α	Α	Α	Α
	16-bit constant														

Execution

 $lk \rightarrow MMR$

Status Bits

None

Description

This instruction stores a 16-bit constant lk into a memory-mapped register MMR or a memory location on data page 0 without modifying the DP field in status register ST0. The nine MSBs of the effective address are cleared to 0 regardless of the current value of DP or of the upper nine bits of ARx.

Words

2 words

Cycles

2 cycles

Classes

Class 12A (see page 3-26)

Example 1

STM OFFFFh, IMR

Before In:	struction
------------	-----------

After Instruction

IMR FF01

IMR FFFF

Example 2

STM 8765h, *AR7+

Before Instruction

0000

8010

After Instruction

AR0 AR7

AR0 AR7

RO 8765 R7 8010

ST src, Ymem

|| ADD Xmem, dst

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem:

Dual data-memory operands

dst_:

If dst = A, then $dst_{-} = B$; if dst = B, then $dst_{-} = A$

Opcode

15	14	13	12_	11	10	9	8_	7	6	5	4	3	2	1	0_
1	1	0	0	0	0	s	D	Х	X	Х	Х	Υ	Υ	Υ	Υ

Execution

 $(src) \ll (ASM - 16) \rightarrow Ymem$ $(dst_) + (Xmem) << 16 \rightarrow dst$

Status Bits

Affected by OVM, SXM, and ASM

Affects C and OVdst

Description

This instruction stores src shifted by (ASM - 16) in data-memory location Ymem. In parallel, this instruction adds the content of dst_ to the data-memory operand Xmem shifted left 16 bits, and stores the result in dst. If src is equal to dst, the value stored in Ymem is the value of src before the execution.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example

ST A, *AR3

| ADD *ARS

15+0%, E	3		
	Before Instruction		After Instruction
Α	FF 8421 1000	Α	FF 8021 1000
В	00 0000 1111	В	FF 0422 1000
OVM	0	OVM	0
SXM	1	SXM	1
ASM	1	ASM	1
AR0	0002	AR0	0002
AR3	0200	AR3	0201
AR5	_0300	AR5	0302
mory			
0200h	0101	0200h	0842
0300h	8001	0300h	8001

0200h	0101
0300h	8001

ST||LD Store Accumulator With Parallel Load

Syntax

1: ST src, Ymem

|| LD Xmem, dst

2: ST src, Ymem | LD Xmem, T

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem: Dual data-memory operands

Opcode

1:

15	14	13	12	11	10	_9_	8	7	6	5_	4	3	2	1	0
1	1	0	0	1	0	S	D	Х	Х	Х	Х	Υ	Υ	Υ	Υ

2:

_	15	14	13	12_	11	10	9	8	7	6	5	4	3_	2	_1_	0
	1	1	1	0	0	1	s	0	Х	Х	Х	Х	Υ	Υ	Υ	Υ

Execution

1. (src) << (ASM - 16) \rightarrow Ymem

 $(Xmem) \ll 16 \rightarrow dst$

2. (src) << (ASM - 16) \rightarrow Ymem

 $(Xmem) \rightarrow T$

Status Bits

Affected by OVM and ASM

Affects C

Description

This instruction stores src shifted by (ASM – 16) in data-memory location Ymem. In parallel, this instruction loads the 16-bit dual data-memory operand Xmem to dst or T. If src is equal to dst, the value stored in Ymem is the value of src before the execution.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example 1	ST B, *AR2-			
•	LD *AR4+, A			
		Before Instruction		After Instruction
	Α	00 0000 001C	Α	FF 8001 0000
	В	FF 8421 1234	В	FF 8421 1234
	SXM	1	SXM	1
	ASM	1C	ASM	1C
	AR2	01FF	AR2	01FE
	AR4	0200	AR4	0201
	Data Memory			
	01FFh	xxxx	01FFh	F842
	0200h	8001	0200h	8001
Example 2	ST A, *AR3			
	LD *AR4, T			
		Before Instruction		After Instruction
	Α	FF 8421 1234	Α	FF 8421 1234
	т	3456	Т	80FF
	ASM	1	ASM	1
	AR3	0200	AR3	0200
	AR4	0100	AR4	0100
	Data Memory			
	0200h	0001	0200h	0842
	0100h	80FF	0100h	80FF

ST||MAC[R] Store Accumulator With Parallel Multiply Accumulate With/Without Rounding

Syntax

ST src, Ymem

|| MAC[R] Xmem, dst

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem: Dual data-memory operands

Opcode

15	14	13	12	11	10	9	8	7	6	5	4_	3_	2	1	0_
1	1	0	1	0	R	s	D	Х	Х	Х	X	Υ	Υ	Υ	Υ

Execution

 $(src(31-16)) << (ASM - 16) \rightarrow Ymem$

If (Rounding)

Then

Round ((Xmem) \times (T) + (dst)) $\rightarrow \times$ dst

Else

 $(Xmem) \times (T) + (dst) \rightarrow dst$

Status Bits

Affected by OVM, SXM, ASM, and FRCT

Affects C and OVdst

Description

This instruction stores the high part of src (bits 31–16) shifted by (ASM – 16) in data-memory location Ymem. In parallel, this instruction multiplies the content of T by the data-memory operand Xmem, adds the value in dst (with or without rounding), and stores the result in dst. If src is equal to dst, the value stored in Ymem is the value of src before the execution of this instruction.

If you use the R suffix, this instruction rounds the result of the multiply accumulate operation by adding 2¹⁵ to the result and clearing the LSBs (bits 15–0) to

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example 1	ST A, *AR4-			
	MAC *AR5, B			
		Before Instruction		After Instruction
	Α	00 0011 1111	Α	00 0011 1111
	В	00 0000 1111	В	00 010C 9511
	Т	0400	T	0400
	ASM	5	ASM	5
	FRCT	0	FRCT	0
	AR4	0100	AR4	0101
	AR5	0200	AR5	0201
	Data Memory			
	100h	1234	100h	0222
	200h	4321	200h	4321
Example 2	ST A, *AR4+			
Example 2	ST A, *AR4+ MACR *AR5+,	В		
Example 2	MACR *AR5+,			After Instruction
Example 2	MACR *AR5+,	B Before Instruction 00 0011 1111	A	After Instruction
Example 2	MACR *AR5+,	Before Instruction		00 0011 1111
Example 2	MACR *AR5+, A B	Before Instruction 00 0011 1111 00 0000 1111	Α	00 0011 1111 00 010D 0000
Example 2	MACR *AR5+, A B T	Before Instruction 00 0011 1111 00 0000 1111 0400	A B T	00 0011 1111 00 010D 0000 0400
Example 2	MACR *AR5+, A B T ASM	Defore Instruction	A B T ASM	00 0011 1111 00 010D 0000 0400
Example 2	MACR *AR5+, A B T ASM FRCT	Before Instruction 00 0011 1111 00 0000 1111 0400 1C	A B T ASM FRCT	00 0011 1111 00 010D 0000 0400 1C 0
Example 2	MACR *AR5+, A B T ASM FRCT AR4	Before Instruction 00 0011 1111 00 0000 1111 0400 1C 0 0100	A B T ASM FRCT AR4	00 0011 1111 00 010D 0000 0400 1C 0
Example 2	A B T ASM FRCT AR4 AR5	Before Instruction 00 0011 1111 00 0000 1111 0400 1C	A B T ASM FRCT	00 0011 1111 00 010D 0000 0400 1C 0
Example 2	A B T ASM FRCT AR4 AR5	Before Instruction 00 0011 1111 00 0000 1111 0400 1C 0 0100 0200	A B T ASM FRCT AR4 AR5	00 0011 1111 00 010D 0000 0400 1C 0 0101 0101
Example 2	A B T ASM FRCT AR4 AR5	Before Instruction 00 0011 1111 00 0000 1111 0400 1C 0 0100	A B T ASM FRCT AR4	00 0011 1111 00 010D 0000 0400 1C 0101

ST||MAS[R] Store Accumulator With Parallel Multiply Subtract With/Without Rounding

Syntax

ST src, Ymem

| MAS[R] Xmem, dst

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem:

Dual data-memory operands

Opcode

151	14	13	12	11_	10	9	8	_ 7	6	_ 5	4	3	2	1	0
1	1	0	1	1	R	s	D	Х	Х	Х	Х	Υ	Υ	Υ	Υ

Execution

$$(src(31-16)) \ll (ASM - 16) \rightarrow Ymem$$

If (Rounding)

Then

Round ((dst) – (Xmem)
$$\times$$
 (T)) \rightarrow dst

Else

$$(dst) - (Xmem) \times (T) \rightarrow dst$$

Status Bits

Affected by OVM, SXM, ASM, and FRCT

Affects C and OVdst

Description

This instruction stores the high part of *src* (bits 31–16) shifted by (ASM -- 16) in data-memory location *Ymem*. In parallel, this instruction multiplies the content of T by the data-memory operand *Xmem*, subtracts the value from *dst* (with or without rounding), and stores the result in *dst*. If *src* is equal to *dst*, the value stored in *Ymem* is the value of *src* before the execution of this instruction.

If you use the R suffix, this instruction optionally rounds the result of the multiply subtract operation by adding 2^{15} to the result and clearing the LSBs (bits 15–0) to 0.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Evenuelo 4	CM 2 +2.04		
Example 1	ST A, *AR4+		
	MAS *AR5, B		
		Before Instruction	After Instruction
	Α	00 0011 1111	A 00 0011 1111
	В	00 0000 1111	B FF FEF3 8D11
	T	0400	T 0400
	ASM	5	ASM 5
	FRCT	0	FRCT 0
	AR4	0100	AR4 0101
	AR5	0200	AR5 0201
	Data Memory		
	0100h	1234	0100h 0222
	0200h	4321	0200h 4321
Example 2	ST A, *AR4+		
Example 2	ST A, *AR4+ MASR *AR5+,	В	
Example 2		B Before Instruction	After Instruction
Example 2			After Instruction A 00 0011 1111
Example 2	MASR *AR5+,	Before Instruction	
Example 2	MASR *AR5+,	Before Instruction 00 0011 1111	A 00 0011 1111
Example 2	MASR *AR5+, A B	Before Instruction 00 0011 1111 00 0000 1111	A 00 0011 1111 B FF FEF4 0000
Example 2	MASR *AR5+, A B T	00 0011 1111 00 0000 1111 0400	A 00 0011 1111 B FF FEF4 0000 T 0400
Example 2	MASR *AR5+, A B T ASM	00 0011 1111 00 0000 1111 0400 0011	A 00 0011 1111 B FF FEF4 0000 T 0400 ASM 0001
Example 2	MASR *AR5+, A B T ASM FRCT	00 0011 1111 00 0000 1111 0400 0011 0	A 00 0011 1111 B FF FEF4 0000 T 0400 ASM 0001 FRCT 0
Example 2	MASR *AR5+, A B T ASM FRCT AR4	Defore Instruction	A 00 0011 1111 B FF FEF4 0000 T 0400 ASM 0001 FRCT 0 AR4 0101
Example 2	MASR *AR5+, A B T ASM FRCT AR4 AR5	Defore Instruction	A 00 0011 1111 B FF FEF4 0000 T 0400 ASM 0001 FRCT 0 AR4 0101

ST||MPY Store Accumulator With Parallel Multiply

Syntax

ST src, Ymem

MPY Xmem, dst

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem:

Dual data-memory operands

Opcode

15_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	S	D	Х	Х	X	Х	Υ	Υ	Υ	Υ

Execution

 $(src(31-16)) << (ASM - 16) \rightarrow Ymem$

 $(T) \times (Xmem) \rightarrow dst$

Status Bits

Affected by OVM, SXM, ASM, and FRCT

Affects C and OVdst

Description

This instruction stores the high part of *src* (bits 31–16) shifted by (ASM – 16) in data-memory location *Ymem*. In parallel, this instruction multiplies the content of T by the 16-bit dual data-memory operand *Xmem*, and stores the result in *dst*. If *src* is equal to *dst*, then the value stored in *Ymem* is the value of *src* before the execution.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example

ST A, *AR3+ ||MPY *AR5+, B

*AR5+, B			
	Before Instruction		After Instruction
Α	FF 8421 1234	Α	FF 8421 1234
В	xx xxxx xxxx	В	00 2000 0000
Т	4000	т	4000
ASM	00	ASM	00
FRCT	1	FRCT	1
AR3	0200	AR3	0201
AR5	0300	AR5	0301
Data Memory			
0200h	1111	0200h	8421
0300h	4000	0300h	4000

ST src, Ymem || SUB Xmem, dst

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Xmem, Ymem:

Dual data-memory operands

dst_:

If dst = A, then $dst_{-} = B$; if dst = B, then $dst_{-} = A$.

Opcode

_	15	14	13	12	11	10	9	8	7	6	_5_	4	3_	2	1	0_
Г	1	1	0	0	0	1	s	D	Х	Χ	Х	Х	Υ	Υ	Υ	Υ

Execution

$$(src(31-16)) << (ASM - 16) \rightarrow Ymem$$

$$(Xmem) \ll 16 - (dst_) \rightarrow dst$$

Status Bits

Affected by OVM, SXM, and ASM

Affects C and OVdst

Description

This instruction stores the high part of *src* (bits 31–16) shifted by (ASM – 16) in data-memory location Ymem. In parallel, this instruction subtracts the content of dst_ from the 16-bit dual data-memory operand Xmem shifted left 16 bits, and stores the result in dst. If src is equal to dst, then the value stored in Ymem is the value of src before the execution.

Words

1 word

Cycles

1 cycle

Classes

Class 14 (see page 3-30)

Example

ST A, *AR3-| | SUB *AR5+0%, B

	Before Instruction		After Instruction
Α	FF 8421 0000	Α	FF 8421 0000
В	00 1000 0001	В	FF FBE0 0000
ASM	01	ASM	01
SXM	1	SXM	1
AR0	0002	AR0	0002
AR3	01FF	AR3	01FE
AR5	0300	AR5	0302
Data Memory			
01FFh	1111	01FFh	0842
0300h	8001	0300h	8001

STRCD Xmem, cond

Operands

Xmem:

Dual data-memory operand

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
AEQ	(A) = 0	0101	BEQ	(B) = 0	1101
ANEQ	$(A) \neq 0$	0100	BNEQ	(B) ≠ 0	1100
AGT	(A) > 0	0110	BGT	(B) > 0	1110
AGEQ	$(A) \geq 0$	0010	BGEQ	(B) ≥ 0	1010
ALT	(A) < 0	0011	BLT	(B) < 0	1011
ALEQ	$(A) \leq 0$	0111	BLEQ	(B) ≤ 0	1111

Opcode

15	14	13	12	11	10	9	8_	_7_	6	5	4_	3	2	1	0
1	0	0	1	1	1	0	0	Х	Х	Х	Х	С	0	N	D

Execution

If (cond)

 $(T) \rightarrow Xmem$

Else

(Xmem) → Xmem

Status Bits

None

Description

If the condition is true, this instruction stores the content of T into the data-memory location Xmem. If the condition is false, the instruction reads Xmem and writes the value in Xmem back to the same address; thus, Xmem remains the same. Regardless of the condition, Xmem is always read and updated.

Words

1 word

Cycles

1 cycle

Classes

Class 15 (see page 3-32)

Example

STRCD *AR5-, AGT

	Before Instruction		After Instruction
Α	00 70FF FFFF	Α	00 70FF FFFF
Т	4321	Т	4321
AR5	0202	AR5	0201
Data Memory			
0202h	1234	0202h	4321

Syntax	2: \$3: \$4: \$5: \$5: \$6: \$5: \$8: \$9: \$5	SUB SUB SUB SUB SUB SUB SUB SUB SUB	Sme Sme Sme Xme Xme #Ik [#Ik, src [em, T em, 1 em, S em, S em, Y , SH , SH	S, s. 6, si SHII SHFT /mer FT], src[,	rc[, d FT], F, src n, ds src[dst] , [, d:	src [t , dst		1							
Operands	src, ds	st:		•		ator . ator										
	Smem	n:		•			-	oper	and							
	Xmem			_			-	-		nds						
	-32 76							•								
	0 ≤ S															
	–16 ≤	SHI	FT ≤	≤ 15												
Opcode	1:															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	0	0	s	-	Α	Α	Α	Α	Α	Α	Α
	2:															
	15_	14	13_	12	11	10	9	8	7	6	5	4	_3	2	1	0
	0	0	0	0	1	1	0	s	1	Α	Α	_A	Α	Α	Α	Α_
	3:															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
	0	1	0	0	0	0	S	D	1	Α	Α	Α	Α	Α	Α	Α_
	4:															
	15_	14	13_	12	11	10	9	8	7	6	5	4	3_	2	1	0
	0	1	1	0	1	1	1	1	1	Α	Α	Α	_A	Α_	Α	Α
	0	0	0	0	1	1	S	D	0	0	1	s	H		F	Т
	5:															
	15_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
	1	0	0	1	0	0	1_	s	Х	X	Х	X	S	Н	F	Т
	6:															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1_	0_
	1	0	1	0	0	0	1	D	X	Х	X	Х	Υ	Υ	Υ	Υ
	7:															
	15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
	1	1	1	1	0	0	s	D	0	0	0	1	s	Н	F	Т
							1	6-bit c	onsta	nt						

	8:															
	15	14	13	12	11_	10	9	8	7	6	5	4_	3	2	1	0
	1	1	1	1	0	0	S 1	D 6-hit d	0 consta	1 nt	1		0	0	0	1
							•	<u> </u>	20110111							
	9: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	S	D	0	0	1	S	Н	1	F	Ť
	10:															
		14	13	12	11	10	9	8	7	6	5_	4	3	2	1	0
	1	1	1	1	0	1	S	D	1	0	0	0	0	0	0	1
Execution	2: (sr 3: (sr 4: (sr 5: (sr 6: (X 7: (sr 8: (sr	c) - c) - mem c) - c) - c) -	(Sme (Sme (Xme) << lk << (src)	em) em) em) em) 16 – SHI 16 -	<< T3 << 16 << S1 << S1 << Ym =T → ds SHIF	$S \rightarrow 0$ $A \rightarrow 0$ HIFT HFT nem) A dst et T $\rightarrow 0$	dst → c → si << 1	rc	dst							
Status Bits	Affects Affects						rc, if	dst :	= src))						
	For ins			-								-	erate	es a l	orro	w, the
Description	This in mulate mode.	or or	from	the	16-b	it op	eran	d Xi	mem	in d	ual d	ata-r	nem	ory a		
	☐ Th	ie co 16-bi	ntent	t of a	dua ate c	l dat pera	a-me	emoi	ory o y ope	•						
	If a dsi this ins shifted	struc	tion s	store	s the											
	Lo Hi					eare	d									
	=	_	jn ex eared			SXN = 0	1 = 1									

For a right shift, the high-order bits are:

- Sign extended if SXM = 1
- Cleared if SXM = 0

Notes:

The following syntaxes are assembled as a different syntax in certain cases.

- \square Syntax 4: If dst = src and SHIFT = 0, then the instruction opcode is assembled as syntax 1.
- Syntax 4: If dst = src, $SHIFT \le 15$, and Smem indirect addressing mode is included in Xmem, then the instruction opcode is assembled as svntax 1.

Words

Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 word

Syntaxes 4, 7, and 8: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

Syntaxes 1, 2, 3, 5, 6, 9, and 10: 1 cycle

Syntaxes 4, 7, and 8: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Syntaxes 1, 2, 3, and 5: Class 3A (see page 3-5)

Syntaxes 1, 2, and 3: Class 3B (see page 3-6)

Syntax 4: Class 4A (see page 3-7)

Syntax 4: Class 4B (see page 3-8)

Syntax 6: Class 7 (see page 3-12)

Syntaxes 7 and 8: Class 2 (see page 3-4) Syntaxes 9 and 10: Class 1 (see page 3-3)

Example 1

SUB *AR1+, 14, A

	Before Instruction		After Instruction
Α	00 0000 1200	Α	FF FAC0 1200
С	х	С	0
SXM	1	SXM	1
AR1	0100	AR1	0101
Data Memory			
0100h	1500	0100h	1500

Example 2	SUB A, -8, B	
	Before Instruction	After Instruction
	A 00 0000 1200	A 00 0000 1200
	B 00 0000 1800	B 00 0000 17EE
	C x	C 0
	SXM 1	SXM 1
Example 3	SUB #12345, 8, A, B	
	Before Instruction	After Instruction
	A 00 0000 1200	A 00 0000 1200
	B 00 0000 1800	B FF FFCF D900
		c [

Syntax	SUBB Sr	nem,	src													
Operands	src: Smem:	A (accumulator A) B (accumulator B) n: Single data-memory operand														
Opcode	15 14 0 0	13 0	12 0	<u>11</u>	10 1	9	8 D	7 1	6 A	5 A	4 A	3 A	2 A	1 A	0 A]
Execution	(src) - (Sr	nem)	— (lo	ogica	al inv	ersic	n of	C) -	> src	;						
Status Bits	Affected b	-			:											
Description	This instru and Smer extension	n and									_					
Words	1 word															
	Add 1 wor with an Sr			sing	long-	offse	t ind	irect	addı	ressi	ng o	rabs	solute	e ado	dress	ing
Cycles	1 cycle															
	Add 1 cycl with an Sr			sing	long-	offse	et ind	irect	addı	ressi	ng o	r abs	solute	e ado	dress	ing
Classes	Class 3A	-	-		•											
Example 1	SUBB DAT	A C DP	B		0000	000				A C D	, [P [Instru			
Example 2	SUBB *AR	B C OVM AR			e Insti		6 1 1 5			O' A	B [C [VM [R1 [Instr 8000	000		

SUBC Smem, src

Operands

Smem:

Single data-memory operand

STC:

A (accumulator A)

B (accumulator B)

Opcode

_ 15	14_	13	12	11	10	_ 9	8	7_	6	5	4	3	2	1	0
0	0	0	1	1	1	1	s	1	Α	Α	Α	Α	Α	Α	Α

Execution

$$(src) - ((Smem) \ll 15) \rightarrow ALU output$$

If ALU output ≥ 0

Then

((ALU output) << 1) + 1 \rightarrow src

Else (src) $<< 1 \rightarrow src$

Status Bits

Affected by SXM Affects C and OVsrc

Description

This instruction subtracts the 16-bit single data-memory operand *Smem*, left-shifted 15 bits, from the content of *src*. If the result is greater than 0, it is shifted 1 bit left, 1 is added to the result, and the result is stored in *src*. Otherwise, this instruction shifts the content of *src* 1 bit left and stores the result in *src*.

The divisor and the dividend are both assumed to be positive in this instruction. The SXM bit affects this operation in these ways:

☐ If SXM = 1, the divisor must have a 0 value in the MSB.

☐ If SXM = 0, any 16-bit divisor value produces the expected results.

The dividend, which is in *src*, must initially be positive (bit 31 must be 0) and must remain positive following the accumulator shift, which occurs in the first portion of the instruction.

This instruction affects OVA or OVB (depending on *src*) but is not affected by OVM; therefore, *src* does not saturate on positive or negative overflows when executing this instruction.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

1 cycle

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes	Class 3A (see p Class 3B (see p	· ,	
Example 1	SUBC DAT2, A		
		Before Instruction	After Instruction
	Α	00 0000 0004	A 00 0000 0008
	С	x	C 0
	DP	006	DP 006
	Data Memory		
	0302h	0001	0302h 0001
Example 2	RPT #15		
	SUBC *AR1, B		
		Before Instruction	After Instruction
	В	00 0000 0041	B 00 0002 0009
	С	×	C1
	AR1	1000	AR1 1000
	Data Memory		
	1000h	0007	1000h 0007

SUBS Subtract From Accumulator With Sign Extension Suppressed

Data Memory

0100h

SUBS Smem, src

Operands Smem: Single data-memory operand A (accumulator A) src: B (accumulator B) Opcode 0 0 0 unsigned(src) – (Smem) \rightarrow src Execution Affected by OVM **Status Bits** Affects C and OVsrc This instruction subtracts the content of the 16-bit single data-memory oper-Description and Smem from the content of src. Smem is considered a 16-bit unsigned number regardless of the value of SXM. The result is stored in src. 1 word Words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. **Cycles** 1 cycle Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 3A (see page 3-5) Classes Class 3B (see page 3-6) Example SUBS *AR2-, B After Instruction **Before Instruction** FF FFFF OFFC В 00 0000 0002 В С С 0100 AR2 OOFF AR2

F006

F006

0100h [

Syntax

TRAP K

Operands

 $0 \le K \le 31$

Opcode

15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	1	0	0	1	1	0	K	K	K	Κ	Κ

Execution

$$(SP) - 1 \rightarrow SP$$

$$(PC) + 1 \rightarrow TOS$$

Interrupt vector specified by K → PC

Status Bits

None

Description

This instruction transfers program control to the interrupt vector specified by K. This instruction allows you to use your software to execute any interrupt service routine. For a list of interrupts and their corresponding K value, see Appendix B.

This instruction pushes PC + 1 onto the data-memory location addressed by SP. This enables a return instruction to retrieve the pointer to the instruction after the trap from the data-memory location addressed by SP. This instruction is not maskable and is not affected by INTM nor does it affect INTM.

Note:

This instruction is not repeatable.

Words

1 word

Cycles

3 cycles

Classes

Class 35 (see page 3-72)

Example

TRAP 10h

	Before Instruction		After Instruction
PC	1233	PC	FFC0
SP	03FF	SP	03FE
Data Memory			

03FEh	9653

03FEh	 1234

WRITA Smem

Operands

Smem:

Single data-memory operand

Opcode

15	14	13	12	11	10	9	8	7	6	5_	4	3	2	1	_0_
0	1	1	1	1	1	1	1	1	Α	Α	Α	Α	Α	Α	Α

Execution

$$A \rightarrow PAR$$
If (RC) $\neq 0$
Then

(Smem) → (Pmem addressed by PAR)

$$(PAR) + 1 \rightarrow PAR$$

 $(RC) - 1 \rightarrow RC$

Else

(Smem) → (Pmem addressed by PAR)

Status Bits

None

Description

This instruction transfers a word from a data-memory location specified by *Smem* to a program-memory location. The program-memory address is defined by accumulator A as follows, depending on the specific device.

'541–'546	'548
A(15–0)	A(22-0)

This instruction can be used with the repeat instruction to move consecutive words (using indirect addressing) in data memory to a continuous programmemory space addressed by PAR by automatically incrementing PAR. The initial value is set with the 16 LSBs of accumulator A. The source and destination blocks in memory do not have to be entirely on-chip or off-chip. When used with repeat, this instruction becomes a single-cycle instruction once the repeat pipeline is started.

The content of accumulator A is not affected by this instruction.

Words

1 word

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

5 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem.

Classes

Class 26A (see page 3-60) Class 26B (see page 3-62)

4-196

Example	WRITA DAT5		
		Before Instruction	After Instruction
	Α	00 0000 0257	A 00 0000 0257
	DP	032	DP 032
	Program Memory		
	0257h	0306	0257h 4339
	Data Memory		
	1905h	4339	1905h 4339

XC n, cond [, cond [, cond]]

Operands

n = 1 or 2

The following table lists the conditions (cond operand) for this instruction.

Cond	Description	Condition Code	Cond	Description	Condition Code
BIO	BIO low	0000 0011	NBIO	BIO high	0000 0010
С	C = 1	0000 1100	NC	C = 0	0000 1000
TC	TC = 1	0011 0100	NTC	TC = 0	0010 0000
AEQ	(A) = 0	0100 0101	BEQ	(B) = 0	0100 1101
ANEQ	(A) ≠ 0	0100 0100	BNEQ	(B) ≠ 0	0100 1100
AGT	(A) > 0	0100 0110	BGT	(B) > 0	0100 1110
AGEQ	$(A) \geq 0$	0100 0010	BGEQ	(B) ≥ 0	0100 1010
ALT	(A) < 0	0100 0011	BLT	(B) < 0	0100 1011
ALEQ	$(A) \leq 0$	0100 0111	BLEQ	$(B) \leq 0$	0100 1111
AOV	A overflow	0111 0000	воу	B overflow	0111 1000
ANOV	A no overflow	0110 0000	BNOV	B no overflow	0110 1000
UNC	Unconditional	0000 0000			

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	1	1	N	1	O	С	С	С	С	С	С	С

Syntax n	Opcode N
1	0
2	1

Execution

If (cond)

Then

Next n instructions are executed

Else

Execute NOP for next n instructions

Status Bits

None

4-198

Description

The execution of this instruction depends on the value of n and the selected conditions:

- \square If n = 1 and the condition(s) is met, the 1-word instruction following this instruction is executed.
- \square If n = 2 and the condition(s) is met, the one 2-word instruction or the two 1-word instructions following this instruction are executed.
- If the condition(s) is not met, one or two nops are executed depending on the value of n.

This instruction tests multiple conditions before executing and can test the conditions individually or in combination with other conditions. You can combine conditions from only one group as follows:

- You can select up to two conditions. Each of these conditions Group 1: must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.
- Group 2: You can select up to three conditions. Each of these conditions must be from a different category (category A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Conditions for This Instruction

Gro	oup 1	Group 2							
Category A	Category B	Category A	Category B	Category C					
EQ	OV	TC	С	BIO					
NEQ	NOV	NTC	NC	NBIO					
LT									
LEQ									
GT									
GEQ									

This instruction and the two instruction words following this instruction are uninterruptible.

Note:

The conditions tested are sampled two full cycles before this instruction is executed. Therefore, if the two 1-word instructions or one 2-word instruction modifies the conditions, there is no effect on the execution of this instruction, but if the conditions are modified during the two slots, the interrupt operation using this instruction can cause undesirable results.

This instruction is not repeatable.

Words

1 word

Cycles

1 cycle

Classes

Class 1 (see page 3-3)

Example

XC 1, ALEQ MAR *AR1+ ADD A, DAT100

	Before Instruction	After Instruction
Α	FF FFFF FFFF	A FF FFFF FFFF
AR1	0032	AR1 0033

If the content of accumulator A is less than or equal to 0, AR1 is modified before the execution of the addition instruction.

XOR Smem, src 1:

2: XOR #lk[, SHFT], src[, dst]

3: **XOR** #/k, 16, src [, dst]

XOR src[, SHIFT][, dst] 4:

Operands

src, dst:

A (accumulator A)

B (accumulator B)

Smem:

Single data-memory operand

 $0 \le SHFT \le 15$ -16 ≤ SHIFT ≤ 15 $0 \le lk \le 65\,535$

Opcode

1:

	15	14	13	12	11_	10	9	8	7	6	5	4	3	2	1_	0
ſ	0	0	0	1	1	1	0	s	1	Α	Α	Α	Α	Α	Α	Α

2:

	15	14	13	12	11_	10	9	8	7_	6	5	4	3	2	1_	0
ſ	1	1	1	1	0	0	s	D	0	1	0	1	s	Н	F	Ŧ
Ī	16-bit constant															

3:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
	1	1	1	1	0	0	S	D	0	1	1	0	0	1	0	1
ı	16-bit constant															

4:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
	1	1	1	1	0	0	S	D	1	1	0	s	Н	I	F	T

Execution

- 1: (Smem) XOR (src) → src
- 2: $lk \ll SHFT XOR (src) \rightarrow dst$
- 3: Ik << 16 XOR (src) → dst
- 4: (src) << SHIFT XOR (dst) → dst

Status Bits

None

Description

This instruction executes an exclusive OR of the 16-bit single data-memory operand Smem (shifted as indicated in the instruction) with the content of the selected accumulator and stores the result in dst or src, as specified. For a left shift, the low-order bits are cleared and the high-order bits are not sign extended. For a right shift, the sign is not extended.

Words

Syntaxes 1 and 4: 1 word Syntaxes 2 and 3: 2 words

Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem.

Cycles

Syntaxes 1 and 4: 1 cycle

Syntaxes 2 and 3: 2 cycles

Add 1 cycle when using long-offset indirect addressing or absolute addressing

with an Smem.

Classes

Syntax 1: Class 3A (see page 3-5)

Syntax 1: Class 3B (see page 3-6)

Syntaxes 2 and 3: Class 2 (see page 3-4)

Syntax 4: Class 1 (see page 3-3)

Example 1

XOR *AR3+, A

A 00 00FF 1200

After Instruction
A 00 00FF 0700

AR3 010

AR3 ______0100]

AR3 0101

Data Memory

0100h 1500

0100h 1500

Example 2

XOR A, +3, B

Before Instruction

After Instruction

00 0000 1200

00

A 00 0000 1200

B 00 0000 1800

00 0000 8800

XORM #lk, Smem **Syntax** Single data-memory operand **Operands** Smem: $0 \le lk \le 65535$ 13 Opcode 0 1 0 1 0 Α Α Α Α Ik XOR (Smem) → Smem **Execution Status Bits** None This instruction executes an exclusive OR of the content of a data-memory **Description** location Smem with a 16-bit constant lk. The result is written to Smem. Note: This instruction is not repeatable. 2 words Words Add 1 word when using long-offset indirect addressing or absolute addressing with an Smem. **Cycles** 2 cycles Add 1 cycle when using long-offset indirect addressing or absolute addressing with an Smem. Class 18A (see page 3-39) Classes Class 18B (see page 3-39) Example XORM 0404h, *AR4-After Instruction **Before Instruction** OOFF AR4 AR4 0100 **Data Memory** 0100h 4444 0100h 4040

Appendix A

Condition Codes

This appendix lists the conditions for conditional instructions (Table A–1) and the combination of conditions that can be tested (Table A–2). Conditional instructions can test conditions individually or in combination with other conditions. You can combine conditions from only one group as follows:

- Group1: You can select up to two conditions. Each of these conditions must be from a different category (category A or B); you cannot have two conditions from the same category. For example, you can test EQ and OV at the same time but you cannot test GT and NEQ at the same time.
- Group 2: You can select up to three conditions. Each of these conditions must be from a different category (category A, B, or C); you cannot have two conditions from the same category. For example, you can test TC, C, and BIO at the same time but you cannot test NTC, C, and NC at the same time.

Table A-1. Conditions for Conditional Instructions

Condition	Description
A = 0	Accumulator A equal to 0
B = 0	Accumulator B equal to 0
A ≠ 0	Accumulator A not equal to 0
B ≠ 0	Accumulator B not equal to 0
A < 0	Accumulator A less than 0
B < 0	Accumulator B less than 0
A ≤ 0	Accumulator A less than or equal to 0
B ≤ 0	Accumulator B less than or equal to 0
A > 0	Accumulator A greater than 0
B > 0	Accumulator B greater than 0
A > 0	Accumulator A greater than or equal to 0
	Accumulator B greater than or equal to 0
	Accumulator A overflow detected
	Accumulator B overflow detected
	No accumulator A overflow detected
	No accumulator B overflow detected
	ALU carry set to 1
•	ALU carry clear to 0
	Test/Control flag set to 1
	Test/Control flag cleared to 0
	BIO signal is low
	BIO signal is high
•	Unconditional operation
	B = 0 A ≠ 0 B ≠ 0 A < 0 B < 0 A ≤ 0 B ≤ 0 A > 0

[†] Cannot be used with conditional store instructions

Table A-2. Groupings of Conditions

Group 1		Group 2		
Category A	Category B	Category A	Category B	Category C
EQ	OV	тс	С	BIO
NEQ	NOV	NTC	NC	NBIO
LT				
LEQ				
GT				
GEQ				

Appendix B

Interrupt Locations and Priority Tables

This appendix lists the '54x interrupt locations and priorities for each individual device type.

Table B-1. '541 Interrupt Locations and Priorities

TRAP/INTR Number (K)	Priority	Name	Location	Function
0	1	RS/SINTR	0	Reset (hardware and software reset)
1	2	NMI/SINT16	4	Nonmaskable interrupt
2	<u>-</u>	SINT17	8	Software interrupt #17
3		SINT18	С	Software interrupt #18
4	_	SINT19	10	Software interrupt #19
5	_	SINT20	14	Software interrupt #20
6	_	SINT21	18	Software interrupt #21
7	_	SINT22	1C	Software interrupt #22
8	_	SINT23	20	Software interrupt #23
9	_	SINT24	24	Software interrupt #24
10	_	SINT25	28	Software interrupt #25
11	_	SINT26	2C	Software interrupt #26
12	_	SINT27	30	Software interrupt #27
13	_	SINT28	34	Software interrupt #28
14	_	SINT29	38	Software interrupt #29; reserved
15	_	SINT30	3C	Software interrupt #30; reserved
16	3	ĪÑTO/SINTO	40	External user interrupt #0
17	4	ĪNT1/SINT1	44	External user interrupt #1
18	5	ĪNT2/SINT2	48	External user interrupt #2
19	6	TINT/SINT3	4C	Internal timer interrupt
20	7	RINTO/SINT4	50	Serial port 0 receive interrupt
21	8	XINTO/SINT5	54	Serial port 0 transmit interrupt
22	9	RINT1/SINT6	58	Serial port 1 receive interrupt
23	10	XINT1/SINT7	5C	Serial port 1 transmit interrupt
24	11	INT3/SINT8	60	External user interrupt #3
25–31	_		64-7F	Reserved

Table B-2. '542 Interrupt Locations and Priorities

TRAP/INTR Number (K)			Location	Function
0	1	RS/SINTR	0	Reset (hardware and software reset)
1	2	NMI/SINT16	4	Nonmaskable interrupt
2	_	SINT17	8	Software interrupt #17
3	_	SINT18	С	Software interrupt #18
4	-	SINT19	10	Software interrupt #19
5	_	SINT20	14	Software interrupt #20
6	_	SINT21	18	Software interrupt #21
7	_	SINT22	1C	Software interrupt #22
8	_	SINT23	20	Software interrupt #23
9		SINT24	24	Software interrupt #24
10	_	SINT25	28	Software interrupt #25
11	_	SINT26	2C	Software interrupt #26
12	_	SINT27	30	Software interrupt #27
13	-	SINT28	34	Software interrupt #28
14	-	SINT29	38	Software interrupt #29, reserved
15	_	SINT30	3C	Software interrupt #30, reserved
16	3	INTO/SINTO	40	External user interrupt #0
17	4	INT1/SINT1	44	External user interrupt #1
18	5	ĪNT2/SINT2	48	External user interrupt #2
19	6	TINT/SINT3	4C	Internal timer interrupt
20	7	BRINTO/SINT4	50	Buffered serial port receive interrupt
21	8	BXINT0/SINT5	54	Buffered serial port transmit interrupt
22	9	TRINT/SINT6	58	TDM serial port receive interrupt
23	10	TXINT/SINT7	5C	TDM serial port transmit interrupt
24	11	ĪNT3/SINT8	60	External user interrupt #3
25	12	HPINT/SINT9	64	HPI interrupt
26–31	-		68–7F	Reserved

Table B-3. '543 Interrupt Locations and Priorities

TRAP/INTR Number (K)			Location	Function
0	1	RS/SINTR	0	Reset (hardware and software reset)
1	2	NMI/SINT16	4	Nonmaskable interrupt
2	_	SINT17	8	Software interrupt #17
3	_	SINT18	С	Software interrupt #18
4	_	SINT19	10	Software interrupt #19
5	_	SINT20	14	Software interrupt #20
6	_	SINT21	18	Software interrupt #21
7	_	SINT22	1C	Software interrupt #22
8	-	SINT23	20	Software interrupt #23
9	_	SINT24	24	Software interrupt #24
10	_	SINT25	28	Software interrupt #25
11	-	SINT26	2C	Software interrupt #26
12	_	SINT27	30	Software interrupt #27
13	_	SINT28	34	Software interrupt #28
14	-	SINT29	38	Software interrupt #29, reserved
15	_	SINT30	3C	Software interrupt #30, reserved
16	3	ĪNTO/SINTO	40	External user interrupt #0
17	4	INT1/SINT1	44	External user interrupt #1
18	5	ĪNT2/SINT2	48	External user interrupt #2
19	6	TINT/SINT3	4C	Internal timer interrupt
20	7	BRINT0/SINT4	50	Buffered serial port receive interrupt
21	8	BXINT0/SINT5	54	Buffered serial port transmit interrupt
22	9	TRINT/SINT6	58	TDM serial port receive interrupt
23	10	TXINT/SINT7	5C	TDM serial port transmit interrupt
24	11	ĪNT3/SINT8	60	External user interrupt #3
25–31	_		64–7F	Reserved

Table B-4. '545 Interrupt Locations and Priorities

TRAP/INTR Number (K)			Location	Function
0	1	RS/SINTR	0	Reset (hardware and software reset)
1	2	NMI/SINT16	4	Nonmaskable interrupt
2	_	SINT17	8	Software interrupt #17
3	-	SINT18	С	Software interrupt #18
4	_	SINT19	10	Software interrupt #19
5	_	SINT20	14	Software interrupt #20
6	_	SINT21	18	Software interrupt #21
7	_	SINT22	1C	Software interrupt #22
8	_	SINT23	20	Software interrupt #23
9	-	SINT24	24	Software interrupt #24
10	_	SINT25	28	Software interrupt #25
11	_	SINT26	2C	Software interrupt #26
12	-	SINT27	30	Software interrupt #27
13	_	SINT28	34	Software interrupt #28
14		SINT29	38	Software interrupt #29, reserved
15	_	SINT30	3C	Software interrupt #30, reserved
16	3	ĪNTO/SINTO	40	External user interrupt #0
17	4	ĪNT1/SINT1	44	External user interrupt #1
18	5	INT2/SINT2	48	External user interrupt #2
19	6	TINT/SINT3	4C	Internal timer interrupt
20	7	BRINTO/SINT4	50	Buffered serial port receive interrupt
21	8	BXINT0/SINT5	54	Buffered serial port transmit interrupt
22	9	RINT1/SINT6	58	Serial port receive interrupt
23	10	XINT1/SINT7	5C	Serial port transmit interrupt
24	11	ĪNT3/SINT8	60	External user interrupt #3
25	12	HPINT/SINT9	64	HPI interrupt
26–31	_		68–7F	Reserved

Table B-5. '546 Interrupt Locations and Priorities

TRAP/INTR Number (K)	Priority	Name	Location	Function		
0	1	RS/SINTR	0	Reset (hardware and software reset)		
1	2	NMI/SINT16	4	Nonmaskable interrupt		
2	-	SINT17	8	Software interrupt #17		
3	-	SINT18	С	Software interrupt #18		
4	-	SINT19	10	Software interrupt #19		
5	_	SINT20	SINT20 14 Software interrupt #20			
6	-	SINT21	18	Software interrupt #21		
7		SINT22	1C	Software interrupt #22		
8	_	SINT23	20	Software interrupt #23		
9	_	SINT24	24	Software interrupt #24		
10	_	SINT25	28	Software interrupt #25		
11	_	SINT26	2C	Software interrupt #26		
12	_	SINT27	30	Software interrupt #27		
13	-	SINT28	34	Software interrupt #28		
14	-	SINT29	38	Software interrupt #29, reserved		
15	_	SINT30	3C	Software interrupt #30, reserved		
16	3	ĪNTO/SINTO	40	External user interrupt #0		
17	4	INT1/SINT1	44	External user interrupt #1		
18	5	INT2/SINT2	48	External user interrupt #2		
19	6	TINT/SINT3	4C	Internal timer interrupt		
20	7	BRINTO/SINT4	50	Buffered serial port receive interrupt		
21	8	BXINT0/SINT5	54	Buffered serial port transmit interrupt		
22	9	RINT1/SINT6	58	Serial port receive interrupt		
23	10	XINT1/SINT7	5C	Serial port transmit interrupt		
24	11	ĪNT3/SINT8	60	External user interrupt #3		
25–31	-		647F	Reserved		

Table B-6. '548 Interrupt Locations and Priorities

TRAP/INTR Number (K)			Location	Function
0	1	RS/SINTR	0	Reset (hardware and software reset)
1	2	NMI/SINT16	4	Nonmaskable interrupt
2	_	SINT17	8	Software interrupt #17
3	_	SINT18	С	Software interrupt #18
4	-	SINT19	10	Software interrupt #19
5	_	SINT20	14	Software interrupt #20
6	-	SINT21	18	Software interrupt #21
7	-	SINT22	1C	Software interrupt #22
8	_	SINT23	20	Software interrupt #23
9	_	SINT24	24	Software interrupt #24
10	-	SINT25	28	Software interrupt #25
11	_	SINT26	2C	Software interrupt #26
12	_	SINT27	30	Software interrupt #27
13	_	SINT28	34	Software interrupt #28
14	_	SINT29	38	Software interrupt #29, reserved
15	_	SINT30	3C	Software interrupt #30, reserved
16	3	INTO/SINTO	40	External user interrupt #0
17	4	INT1/SINT1	44	External user interrupt #1
18	5	ĪNT2/SINT2	48	External user interrupt #2
19	6	TINT/SINT3	4C	Internal timer interrupt
20	7	BRINTO/SINT4	50	Buffered serial port 0 receive interrupt
21	8	BXINT0/SINT5	54	Buffered serial port 0 transmit interrupt
22	9	TRINT/SINT6	58	TDM serial port receive interrupt
23	10	TXINT/SINT7	5C	TDM serial port transmit interrupt
24	11	ĪÑT3/SINT8	60	External user interrupt #3
25	12	HPINT/SINT9	64	HPI interrupt
26	13	BRINT1/SINT10	68	Buffered serial port 1 receive interrupt
27	14	BXINT1/SINT11	6C	Buffered serial port 1 transmit interrupt
28–31	-		70–7F	Reserved

Interrupt and Status Registers

This appendix shows the bit fields of the '54x interrupt and status registers. The following table defines terms used in identifying these register fields.

Table C-1. Register Field Terms and Definitions

Term	Definition
ARP	Auxiliary register pointer
ASM	Accumulator shift mode
AVIS	Address visibility mode
BRAF	Block repeat active flag
BRINT, BRINT1, BRINT0	Buffered serial port receive interrupts
BXINT, BXINT1, BXINT0	Buffered serial port transmit interrupts
С	Carry
CLKOFF	CLOCKOUT off
CMPT	Compatibility mode
CPL	Compiler mode
C16	Dual 16-bit/double-precision arithmetic mode
DP	Data page pointer
DROM	Data ROM
FRCT	Fractional mode
НМ	Hold mode
HPINT	HPI interrupt
INTM	Interrupt mask
INT0-INT3	External user interrupts
IPTR	Interrupt vector pointer
MP/MC	Microprocessor/microcomputer

Table C-1. Register Field Terms and Definitions (Continued)

Term	Definition
OVA	Overflow flag A
OVB	Overflow flag B
OVLY	RAM overlay
OVM	Overflow mode
RINT, RINTO, RINT1	Serial port receive interrupts
Resvd	Reserved
SMUL	Saturation on multiplication
SST	Saturation on store
SXM	Sign-extension mode
TC	Test/control flag
TINT	Internal timer interrupt
TRINT	TDM serial port receive interrupt
TXINT	TDM serial port transmit interrupt
XF	External flag status
XINT, XINTO, XINT1	Serial port transmit interrupts

Ū	Figure C–1. Interrupt Flag Register (IFR)											
(a) '541 IF	R											
15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	XINT1	RINT1	XINT0	RINT0	TINT	INT2	INT1	INT0
<u> </u>								- · · · · · -				
(b) '542 IFR												
15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	HPINT	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0
<u> </u>			·				•					
(c) '543 IF	R											
1512	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0
<u> </u>												
(d) '545 IF	R											
15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	HPINT	INT3	XINT1	RINT1	BXINT0	BRINT0	TINT	INT2	INT1	INT0
												
(e) '546 IF	FR .											
15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	XINT1	RINT1	BXINT0	BRINT0	TINT	INT2	INT1	INT0
<u></u>						·						
(f) '548 II	=R											
15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	BXINT1	BRINT1	HPINT	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0

Figure C-2.	Interrupt Ma	ask Register	(IMR)
-------------	--------------	--------------	-------

(a) '541 IMR

15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	XINT1	RINT1	XINT0	RINT0	TINT	INT2	INT1	INT0

(b) '542 IMR

15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	HPINT	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0

(c) '543 IMR

15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0

(d) '545 IMR

1	5–12	11	10	9	8	7	6	5	4	3	2	1	0
F	Resvd	Resvd	Resvd			XINT1		BXINT0	BRINT0	TINT	INT2	INT1	INT0

(e) '546 IMR

15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	Resvd	Resvd	Resvd	INT3	XINT1	RINT1	BXINT0	BRINT0	TINT	INT2	INT1	INT0

(f) '548 IMR

15–12	11	10	9	8	7	6	5	4	3	2	1	0
Resvd	BXINT1	BRINT1	HPINT	INT3	TXINT	TRINT	BXINT0	BRINT0	TINT	INT2	INT1	INT0

Figure C-3. Processor Mode Status Register (PMST)

15–7	6	5	4	3	2	1	0
IPTR	MP/MC	OVLY	AVIS	DROM	CLKOFF	SMULT	SST†

[†] Only on the LP devices; reserved bits on all other devices

Figure C-4. Status Register 0 (ST0)

15–13	12	11	10	9	8–0
ARP	TC	С	OVA	OVB	DP

Figure C-5. Status Register 1 (ST1)

15	14	13	12	11	10	9	8	7	6	5	4–0
BRAF	CPL	XF	НМ	INTM	0	OVM	SXM	C16	FRCT	CMPT	ASM

Appendix D

Glossary



A: See accumulator A.

- **accumulator:** A register that stores the results of an operation and provides an input for subsequent arithmetic logic unit (ALU) operations.
- accumulator A: One of two 40-bit registers that store the result of an operation and provide an input for subsequent arithmetic logic unit (ALU) operations.
- accumulator B: One of two 40-bit registers that store the result of an operation and provide an input for subsequent arithmetic logic unit (ALU) operations.
- accumulator shift mode bits (ASM): A 5-bit field in ST1 that specifies a shift value (from -16 to 15) that is used to shift an accumulator value when executing certain instructions, such as instructions with parallel loads and stores.

address: The location of a word in memory.

- address visibility mode bit (AVIS): A bit in PMST that determines whether or not the internal program address appears on the device's external address bus pins.
- addressing mode: The method by which an instruction calculates the location of an object in memory.
- AG: Accumulator guard bits. An 8-bit register that contains bits 39–32 (the guard bits) of an accumulator. Both accumulator A and accumulator B have guards bits.
- AH: Accumulator A high word. Bits 31–16 of accumulator A.
- AL: Accumulator A low word. Bits15-0 of accumulator A.

ALU: Arithmetic logic unit. The part of the CPU that performs arithmetic and logic operations.

AR0-AR7: See auxiliary registers.

ARAU: See auxiliary register arithmetic unit.

ARP: See auxiliary register pointer.

ASM: See accumulator shift mode bits.

auxiliary register arithmetic unit (ARAU): An unsigned, 16-bit arithmetic logic unit (ALU) used to calculate indirect addresses using auxiliary registers.

auxiliary register file: The area in data memory containing the eight 16-bit auxiliary registers. See also auxiliary registers.

auxiliary register pointer (ARP): A 3-bit field in ST0 used as a pointer to the currently-selected auxiliary register, when the device is operating in 'C5x/'C2xx compatibility mode.

auxiliary registers (AR0–AR7): Eight 16-bit registers that are used as pointers to an address within data space. These registers are operated on by the auxiliary register arithmetic units (ARAUs) and are selected by the auxiliary register pointer (ARP). See also auxiliary register arithmetic unit.

AVIS: See address visibility mode bit.

В

B: See accumulator B.

barrel shifter: A unit that rotates bits in a word.

BG: Accumulator B guard bits. An 8-bit register that contains bits 39–32 (the guard bits) of accumulator B.

BH: Accumulator B high word. Bits 31–16 of accumulator B.

BL: Accumulator B low word. Bits 15-0 of accumulator B.

block-repeat active flag (BRAF): A 1-bit flag in ST1 that indicates whether or not a block repeat is currently active.

block-repeat counter (BRC): A 16-bit register that specifies the number of times a block of code is to be repeated when a block repeat is performed.

block-repeat end address register (REA): A 16-bit memory-mapped register containing the end address of a code segment being repeated.

block-repeat start address register (RSA): A 16-bit memory-mapped register containing the start address of a code segment being repeated.

boot: The process of loading a program into program memory.

boot loader: A built-in segment of code that transfers code from an external source to program memory at power-up.

BRC: See block-repeat counter.

butterfly: A kernel function for computing an N-point fast Fourier transform (FFT), where N is a power of 2. The combinational pattern of inputs resembles butterfly wings.

C

C16: A bit in ST1 that determines whether the ALU operates in dual 16-bit mode or in double-precision mode.

CAB: C address bus. A bus that carries addresses needed for accessing data memory.

carry bit (C): A bit used by the ALU in extended arithmetic operations and accumulator shifts and rotates. The carry bit can be tested by conditional instructions.

CB: *C bus.* A bus that carries operands that are read from data memory.

CMPT: See compatibility mode bit.

CNF: See configuration control bit.

code: A set of instructions written to perform a task.

cold boot: The process of loading a program into program memory at power-up.

compatibility mode bit (CMPT): A bit in ST1 that determines whether or not the auxiliary register pointer (ARP) is used to select an auxiliary register in single indirect addressing mode.

compiler mode bit (CPL): A bit in ST1 that determines whether the CPU uses the data page pointer or the stack pointer to generate data memory addresses in direct addressing mode.

configuration control bit (CNF): A bit in ST1 used to indicate when on-chip RAM is mapped to program or data space.

CPL: See compiler mode bit.



DAB: D address bus. A bus that carries addresses needed for accessing data memory.

DAB address register (DAR): An address register used to address the data memory operand represented by the immediate value in MVDM and MVKD instructions.

DAGEN: See data address generation logic.

DAR: See DAB address register.

DARAM: Dual-access RAM. Memory that can be read from and written to in the same clock cycle.

data address bus: A group of connections used to route data memory addresses. The LMM has three 16-bit buses that carry data memory addresses: CAB, DAB, and EAB.

data address generation logic (DAGEN): Logic circuitry that generates the addresses for data memory reads and writes. See also *program address generation logic*.

data bus: A group of connections used to route data. The LMM has three 16-bit data buses: CB, DB, and EB.

data memory: A memory region used for storing and manipulating data. Addresses 00h–1Fh of data memory contain CPU registers. Addresses 20h–5Fh of data memory contain peripheral registers.

data page pointer (DP): A 9-bit field in ST0 that specifies which of 512 128-word pages is currently selected for direct address generation. DP provides the nine MSBs of the data-memory address; the data memory address provides the lower seven bits. See also direct memory address.

data ROM bit (DROM): A bit in processor mode status register (PMST) that determines whether part of the on-chip ROM is mapped into program space.

DB: *D bus.* A bus that carries operands that are read from data memory.

direct memory address (dma, DMA): The seven LSBs of a directaddressed instruction that are concatenated with the data page pointer (DP) to generate the entire data memory address. See also data page pointer. dma: See direct memory address.

DP: See data page pointer. **DROM:** See data ROM bit.

EAB address register (EAR): A 16-bit register used to address the data memory operand represented by the immediate value in MVDK and MVMD instructions.

EAR: See EAB address register.

EB: E bus. A bus that carries data to be written to memory.

exponent (EXP) encoder: An application-specific hardware device that computes the exponent value of the accumulator.

F

fast return register (RTN): A 16-bit register used to hold the return address for the fast return from interrupt (RETF[D]) instruction.

fractional mode bit (FRCT): A bit in status register ST1 that determines whether or not the multiplier output is left-shifted by one bit.

FRCT: See fractional mode bit.

Н

HM: See hold mode bit.

hold mode bit (HM): A bit in status register ST1 that determines whether the CPU enters the hold state in normal mode or concurrent mode.

IFR: See interrupt flag register.

IMR: See interrupt mask register.

instruction register (IR): A 16-bit register used to hold a fetched instruction.

interrupt: A condition caused either by an event external to the CPU or by a previously executed instruction that forces the current program to be suspended and causes the processor to execute an interrupt service routine corresponding to the interrupt.

- interrupt flag register (IFR): A 16-bit memory-mapped register used to identify and clear active interrupts.
- interrupt mask bit (INTM): A bit in status register ST1 that globally masks or enables all interrupts.
- interrupt mask register (IMR): A 16-bit memory-mapped register used to enable or disable external and internal interrupts. A 1 written to any IMR bit position enables the corresponding interrupt (when INTM = 0).
- **interrupt service routine (ISR):** A module of code that is executed in response to a hardware or software interrupt.

INTM: See interrupt mask bit.

IPTR: Interrupt vector pointer. A 9-bit field in the processor mode status register (PMST) that points to the 128-word page where interrupt vectors reside.

IR: See instruction register.

ISR: See interrupt service routine.

L

latency: The delay between when a condition occurs and when the device reacts to the condition. Also, in a pipeline, the delay between the execution of two instructions that is necessary to ensure that the values used by the second instruction are correct.

LSB: Least significant bit. The lowest order bit in a word.

M

- memory-mapped register (MMR): The '54x processor registers mapped into page 0 of the data memory space.
- **microcomputer mode:** A mode in which the on-chip ROM is enabled and addressable.
- microprocessor mode: A mode in which the on-chip ROM is disabled.
- micro stack: A stack that provides temporary storage for the address of the next instruction to be fetched when the program address generation logic is used to generate sequential addresses in data space.
- MP/MC bit: A bit in the processor mode status register (PMST) that indicates whether the processor is operating in microprocessor or microcomputer mode. See also *microcomputer mode*; *microprocessor mode*.

MSB: Most significant bit. The highest order bit in a word.



OVA: Overflow flag A. A bit in status register ST0 that indicates the overflow condition of accumulator A.

OVB: Overflow flag B. A bit status register ST0 that indicates the overflow condition of accumulator B.

overflow: A condition in which the result of an arithmetic operation exceeds the capacity of the register used to hold that result.

overflow flag (OVA, OVB): A flag that indicates whether or not an arithmetic operation has exceeded the capacity of the corresponding accumulator. See also OVA and OVB.

overflow mode bit (OVM): A bit in status register ST0 that specifies how the ALU handles an overflow after an operation.

OVLY: See RAM overlay bit.

OVM: See Overflow mode bit.



PAB: Program address bus. A 16-bit bus that provides the address for program memory reads and writes.

PAGEN: See program address generation logic.

PAR: See program address register.

PB: Program bus. A bus that carries the instruction code and immediate operands from program memory.

PC: See program counter.

pipeline: A method of executing instructions in an assembly-line fashion.

pmad: Program-memory address. A register that provides the address of a multiplier operand that is contained in program memory.

PMST: See processor mode status register.

pop: Action of removing a word from a stack.

processor mode status register (PMST): A 16-bit status register that controls the memory configuration of the device. See also *ST0*; *ST1*.

- program address generation logic (PAGEN): Logic circuitry that generates the address for program memory reads and writes, and the address for data memory in instructions that require two data operands. This circuitry can generate one address per machine. See also data address generation logic.
- program address register (PAR): A 16-bit register used to address the program-memory operands in FIRS, MACD, MACP, MVDP, MVPD, READA, and WRITA instructions.
- program controller: Logic circuitry that decodes instructions, manages the pipeline, stores status of operations, and decodes conditional operations.
- program counter (PC): A 16-bit register that indicates the location of the next instruction to be executed.
- **program counter extension register (XPC):** A register that contains the upper 7 bits of the current program memory address.
- **program data bus (PB):** A bus that carries the instruction code and immediate operands from program memory.
- **program memory:** A memory region used for storing and executing programs.

push: Action of placing a word onto a stack.

R

RAM overlay bit (OVLY): A bit in the processor mode status register PMST that determines whether or not on-chip dual-access RAM is mapped into the program/data space.

RC: See repeat counter.

REA: See block-repeat end address.

- **register:** A group of bits used for temporarily holding data or for controlling or specifying the status of a device.
- repeat counter (RC): A 16-bit register used to specify the number of times a single instruction is executed.
- **reset:** A means of bringing the CPU to a known state by setting the registers and control bits to predetermined values and signaling execution to start at a specified address.

RSA: See block-repeat start address.

RTN: See fast return register.

S

SARAM: Single-access RAM. Memory that only can be read from or written during one clock cycle.

shifter: A hardware unit that shifts bits in a word to the left or to the right.

sign-control logic: Circuitry used to extend data bits (signed/unsigned) to match the input data format of the multiplier, ALU, and shifter.

sign extension: An operation that fills the high order bits of a number with the sign bit.

sign-extension mode bit (SXM): A bit in status register ST1 that enables sign extension in CPU operations.

SINT: See software interrupt.

software interrupt: An interrupt caused by the execution of an INTR instruction.

SP: See stack pointer.

ST0: Status register 0. A 16-bit register that contains '54x status and control bits. See also *PMST*; *ST1*.

ST1: Status register 1. A16-bit register that contains '54x status and control bits. See also *PMST*; *ST0*.

stack: A block of memory used for storing return addresses for subroutines and interrupt service routines and for storing data.

stack pointer (SP): A register that always points to the last element pushed onto the stack.

SXM: See sign-extension mode bit.

T

TC: See test/control flag bit.

temporary register (T): A 16-bit register that holds one of the operands for add, load, multiply, store, and subtract instructions, the dynamic shift count for the add and subtract instructions, or the dynamic bit position for the bit test instructions.

test/control flag bit (TC): A bit in status register ST0 that is affected by test operations.

transition register (TRN): A 16-bit register that holds the transition decision for the path to new metrics to perform the Viterbi algorithm.

W

warm boot: The process by which the processor transfers control to the entry address of a previously-loaded program.



XF: *XF* status flag. A bit in status register ST1 that indicates the status of the XF pin.

XPC: See program counter extension register.

Z

ZA: Zero detect bit A. A signal that indicates when accumulator A contains a 0.

ZB: Zero detect bit B. A signal that indicates when accumulator B contains a 0.

zero detect: See ZA and ZB.

zero fill: A method of filling the low- or high-order bits with zeros when loading a 16-bit number into a 32-bit field.

Index

Α

ABDST instruction 4-2 ABS instruction 4-3 accumulator A D-1 accumulator A high word (AH) D-1 accumulator A low word (AL) D-1 accumulator B D-1 accumulator B guard bits (BG) D-2 accumulator B high word (BH) D-2 accumulator B low word (BL) D-2 accumulator guard bits (AG) D-1 accumulator shift mode (ASM) D-1 accumulators D-1 ADD instruction 4-4 add instructions 2-2 to 2-3 ADDC instruction 4-8 ADDM instruction 4-9 address D-1 address visibility mode bit (AVIS) D-1 addressing mode D-1 ADDS instruction 4-10 AND instruction 4-11 description 4 AND instructions 2-8 ANDM instruction 4-13 application-specific instructions 2-7 AR0-AR7. See auxiliary registers ARAU. See auxiliary register arithmetic unit arithmetic logic unit (ALU) D-2 arithmetic operation instructions 2-2 add instructions 2-2 to 2-3 application-specific instructions 2-7 double (32-bit operand) instructions 2-6 multiply instructions 2-4

multiply-accumulate instructions 2-4 to 2-5 multiply-subtract instructions 2-3 to 2-4 to 2-5 subtract instructions 2-3 to 2-4 ARP. See auxiliary register pointer ASM. See accumulator shift mode bits assembly language instructions 4-1 auxiliary register arithmetic unit (ARAU) D-2 auxiliary register file D-2 auxiliary register pointer (ARP) D-2 auxiliary registers (AR0-AR7) D-2 AVIS. See address visibility mode bit



B. See accumulator B B instruction 4-14 BACC instruction 4-15 BACCD instruction 4-15 BANZ instruction 4-16 BANZD instruction 4-16 barrel shifter D-2 BC instruction 4-18 BCD instruction 4-18 BD instruction 4-14 description 5 BIT instruction 4-21 BITF instruction 4-22 BITT instruction 4-23 block-repeat active flag (BRAF) D-2 block-repeat counter (BRC) D-2 block-repeat end address register (REA) block-repeat start address register (RSA) D-3 boot D-3 boot loader D-3 branch instructions 2-10 BRC. See block-repeat counter butterfly D-3



C address bus (CAB) D-3 C bus (CB) D-3 C16 D-3 CALA instruction 4-25 CALAD instruction 4-25 CALL instruction 4-27 call instructions 2-11 CALLD instruction 4-27 carry bit (C) D-3 CC instruction 4-29 CCD instruction 4-29 CMPL instruction 4-32 CMPM instruction 4-33 CMPR instruction 4-34 CMPS instruction 4-35 CMPT. See compatibility mode bit CNF. See configuration control bit code D-3 cold boot D-3 compatibility mode bit (CMPT) D-3 compiler mode bit (CPL) D-3 conditional instructions conditions A-2 grouping of conditions A-3 conditional store instructions 2-16 configuration control bit (CNF) D-4 contacting Texas Instruments vii CPL. See compiler mode bit



D address bus (DAB) D-4
D bus (DB) D-4
DAB address register (DAR) D-4
DADD instruction 4-37
description 3
DADST instruction 4-39
DAGEN. See data address generation logic
DAR. See DAB address register
DARAM 3-1
data address bus D-4
data address generation logic (DAGEN) D-4

data bus D-4 data memory D-4 data page pointer (DP) D-4 data ROM bit (DROM) 4-4 DELAY instruction 4-41 direct memory address D-4 DLD instruction 4-42 double (32-bit operand) instructions 2-6 DP. See data page pointer DROM 3-1 See also data ROM bit DRSUB instruction 4-43 DSADT instruction 4-45 DST instruction 4-47 DSUB instruction 4-48 DSUBT instruction 4-50 dual-access RAM (DARAM) D-4



E bus (EB) D-5
EAB address register (EAR) D-5
EAR. See EAB address register
EXP encoder D-5
EXP instruction 4-52
exponent encoder D-5



fast return register (RTN) D-5 FB instruction 4-53 FBACC instruction 4-54 FBACCD instruction 4-54 FBD instruction 4-53 FCALA instruction 4-55 FCALAD instruction 4-55 FCALL instruction 4-57 FCALLD instruction 4-57 finite impule response (FIRS) filter instruction 4-59 FIRS instruction 4-59 fractional mode bit (FRCT) D-5 FRAME instruction 4-60 FRCT. See fractional mode bit FRET instruction 4-61 FRETD instruction 4-61

FRETE instruction 4-62 return instructions 2-12 shift instructions 2-9 FRETED instruction 4-62 stack-manipulating instructions 2-13 store instructions 2-15 subtract instructions 2-3 to 2-4 test instructions 2-9 HM. See hold mode bit XOR instructions 2-9 hold mode bit (HM) D-5 interrupt definition D-5 locations B-1 priorities B-1 interrupt flag register (IFR) IDLE instruction 4-63 definition D-6 IFR. See interrupt flag register figure C-3 IMR. See interrupt mask register interrupt instructions 2-11 instruction cycles, assumptions 3-2 interrupt mask bit (INTM) D-6 instruction register (IR) D-5 interrupt mask register (IMR) instruction set definition D-6 abbreviations 1-2 figure C-4 classes 3-3 to 3-72 interrupt service routine (ISR) D-6 cycle tables 3-3 to 3-72 interrupt vector pointer (IPTR) D-6 example description 1-9 INTM. See interrupt mask bit notations 1-7 INTR instruction 4-65 opcode abbreviations 1-5 IR. See instruction register opcode symbols 1-5 operators 1-8 ISR. See interrupt service routine symbols 1-2 instruction set summary add instructions 2-2 to 2-3 AND instructions 2-8 latency D-6 application-specific instructions 2-7 LD instruction 4-66, 4-70 branch instructions 2-10 LD||MAC instruction 4-74 call instructions 2-11 LD||MACR instruction 4-74 conditional store instructions 2-16 double (32-bit operand) instructions 2-6 LD||MAS instruction 4-76 interrupt instructions 2-11 LD||MASR instruction 4-76 load instructions 2-14 to 2-15 LDM instruction 4-73 miscellaneous load-type and store-type instruc-LDR instruction 4-78 tions 2-18 LDU instruction 4-79 miscellaneous program control instrucleast significant bit (LSB) D-6 tions 2-13 LMS instruction 4-80 multiply instructions 2-4 multiply-accumulate instructions 2-4 to 2-5 load and store operation instructions 2-14 multiply-subtract instructions 2-4 to 2-5 conditional store instructions 2-16 OR instructions 2-8 load instructions 2-14 to 2-15 parallel load and multiply instructions 2-16 miscellaneous instructions 2-18 parallel load and store instructions 2-16 parallel load and multiply instructions 2-16 parallel store and add/subtract instructions 2-17 parallel load and store instructions 2-16 parallel store and multiply instructions 2-17 parallel store and add/subtract instructions 2-17 repeat instructions 2-12 parallel store and multiply instructions 2-17

store instructions 2-15 load instructions 2-14 to 2-15 logical operation instructions 2-8 AND instructions 2-8 OR instructions 2-8 shift instructions 2-9 test instructions 2-9 XOR instructions 2-9 LTD instruction 4-81 M MAC instruction 4-82 MACA instruction 4-85 MACAR instruction 4-85 MACD instruction 4-87 MACP instruction 4-89 MACR instruction 4-82 MACSU instruction 4-91 MAR instruction 4-92 MAS instruction 4-94 MASA instruction 4-97 MASAR instruction 4-97 MASR instruction 4-94 MAX instruction 4-99 memory-mapped register (MMR) D-6 micro stack D-6 microcomputer mode D-6 microprocessor mode D-6 MIN instruction 4-100 miscellaneous load-type and store-type instructions 2-18 miscellaneous program control instructions 2-13 MMR 3-1 most significant bit (MSB) D-6 MP/MC bit D-6

MVDD instruction 4-107
MVDK instruction 4-108
MVDM instruction 4-110
MVDP instruction 4-113
MVMD instruction 4-115
MVMM instruction 4-116
MVPD instruction 4-117



NEG instruction 4-119
nonrepeatable instructions 2-20
NOP instruction 4-121
NORM instruction 4-122



OR instruction 4-123
OR instructions 2-8
ORM instruction 4-125
OVA. See overflow flag A
OVB. See overflow flag B
overflow D-7
overflow flag D-7
overflow flag A (OVA) D-7
overflow flag B (OVB) D-7
overflow mode bit (OVM) D-7
OVLY. See RAM overlay bit
OVM. See overflow mode bit



PAGEN. See program address generation logic PAR. See program address register parallel load and multiply instructions 2-16 parallel load and store instructions 2-16 parallel store and add/subtract instructions 2-17 parallel store and multiply instructions 2-17 PC. See program counter pipeline D-7 pmad D-7 PMST. See processor mode status register POLY instruction 4-126 pop D-7

MPY instruction 4-101

MPYA instruction 4-104

MPYR instruction 4-101

MPYU instruction 4-106

multiply instructions 2-4

cycle 2-19

multi-cycle instructions, transformed to single-

multiply-accumulate instructions 2-4 to 2-5

multiply-subtract instructions 2-4 to 2-5

definition D-7	RETF instruction 4-141
figure C-5	RETFD instruction 4-141
program address bus (PAB) D-7	return instructions 2-12
program address generation logic (PAGEN) D-8	RND instruction 4-142
program address register (PAR) D-8	ROL instruction 4-143
program bus (PB) D-7	ROLTC instruction 4-144
program control operation instructions 2-10	ROM 3-1
branch instructions 2-10	ROR instruction 4-145
call instructions 2-11	RPT instruction 4-146
interrupt instructions 2-11 miscellaneous instructions 2-13	RPTB instruction 4-148
repeat instructions 2-12	RPTBD instruction 4-148
return instructions 2-12	RPTZ instruction 4-150
stack-manipulating instructions 2-13	RSA. See block-repeat start address
program controller D-8	RSBX instruction 4-151
program counter (PC) D-8	RTN. See fast return register
program counter extension (XPC) D-8	
program data bus (PB) D-8	S
program memory D-8	
program memory address (pmad) D-7	SACCD instruction 4-152
PROM 3-1	SARAM 3-1
PSHD instruction 4-131	SAT instruction 4-154
PSHM instruction 4-132	SFTA instruction 4-155
push D-8	SFTC instruction 4-157
_	SFTL instruction 4-158
R	shift instructions 2-9
	shifter D-9
RAM overlay bit (OVLY) D-8	sign control logic D-9
RC. See repeat counter	sign extension D-9
RC instruction 4-133	sign-extension mode bit (SXM) D-9
RCD instruction 4-133	single-access RAM (SARAM) D-9
REA. See block-repeat end address	SINT. See software interrupt
READA instruction 4-136	software interrupt D-9
register D-8	SP. See stack pointer
repeat counter (RC) D-8	SQDST instruction 4-160
repeat instructions 2-12	SQUR instruction 4-161
repeat operation 2-19	SQURA instruction 4-163
handling multicycle instructions 2-19	SQURS instruction 4-164
nonrepeatable instructions 2-20	SRCCD instruction 4-165 SSBX instruction 4-166
reset D-8	SSBA INSTRUCTION 4-100

RESET instruction 4-138 RET instruction 4-139

RETD instruction 4-139

RETE instruction 4-140

RETED instruction 4-140

POPD instruction 4-127

POPM instruction 4-128

PORTR instruction 4-129

PORTW instruction 4-130

processor mode status register (PMST)

ST instruction 4-167 ST||ADD instruction 4-177 ST||LD instruction 4-178 ST||MAC instruction 4-180 ST||MACR instruction 4-180 ST||MAS instruction 4-182 ST||MASR instruction 4-182 STIMPY instruction 4-184 ST||SUB instruction 4-185 ST0. See status register 0 ST1. See status register 1 stack D-9 stack pointer (SP) D-9 stack pointer register 10 stack-manipulating instructions 2-13 status register 0 (ST0) definition. See PMST, ST1 figure C-5 status register 1 (ST1) definition. See PMST, ST0 figure C-5 STH instruction 4-169 STL instruction 4-172 STLM instruction 4-175 STM instruction 4-176 store instructions 2-15 STRCD instruction 4-186 SUB instruction 4-187 SUBB instruction 4-191 SUBC instruction 4-192 SUBS instruction 4-194 subtract instructions 2-3 to 2-4

SXM. See sign-extension mode bit



TC. See test/control flag bit temporary register (T) D-9 test instructions 2-9 test/control flag bit (TC) D-10 transition register (TRN) D-10 TRAP instruction 4-195



warm boot D-10 WRITA instruction 4-196



XC instruction 4-198
XF status flag (XF) D-10
XOR instruction 4-201
XOR instructions 2-9
XORM instruction 4-203
XPC. See program counter extension register



zero detect. See zero detect bit A; zero detect bit B zero detect bit A (ZA) D-10 zero detect bit B (ZB) D-10 zero fill D-10

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS .
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.